数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY7C1310BV18 数据表(PDF) 7 Page - Cypress Semiconductor

部件名 CY7C1310BV18
功能描述  18-Mbit QDR-II SRAM 2-Word Burst Architecture
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CY7C1310BV18 数据表(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1310BV18 Datasheet HTML 3Page - Cypress Semiconductor CY7C1310BV18 Datasheet HTML 4Page - Cypress Semiconductor CY7C1310BV18 Datasheet HTML 5Page - Cypress Semiconductor CY7C1310BV18 Datasheet HTML 6Page - Cypress Semiconductor CY7C1310BV18 Datasheet HTML 7Page - Cypress Semiconductor CY7C1310BV18 Datasheet HTML 8Page - Cypress Semiconductor CY7C1310BV18 Datasheet HTML 9Page - Cypress Semiconductor CY7C1310BV18 Datasheet HTML 10Page - Cypress Semiconductor CY7C1310BV18 Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 25 page
background image
CY7C1310BV18
CY7C1910BV18
CY7C1312BV18
CY7C1314BV18
Document #: 38-05619 Rev. *D
Page 7 of 25
Functional Overview
The CY7C1310BV18, CY7C1910BV18, CY7C1312BV18 and
CY7C1314BV18 are synchronous pipelined Burst SRAMs
equipped with both a Read port and a Write port. The Read
port is dedicated to Read operations and the Write port is
dedicated to Write operations. Data flows into the SRAM
through the Write port and out through the Read port. These
devices multiplex the address inputs in order to minimize the
number of address pins required. By having separate Read
and Write ports, the QDR-II completely eliminates the need to
“turn-around” the data bus and avoids any possible data
contention, thereby simplifying system design. Each access
consists of two 8-bit data transfers in the case of
CY7C1310BV18, two 9-bit data transfers in the case of
CY7C1910BV18,two 18-bit data transfers in the case of
CY7C1312BV18 and two 36-bit data transfers in the case of
CY7C1314BV18, in one clock cycle.
Accesses for both ports are initiated on the rising edge of the
positive Input Clock (K). All synchronous input timings are
referenced from the rising edge of the input clocks (K and K)
and all output timings are referenced to the rising edge of
output clocks (C and C or K and K when in single clock mode).
All synchronous data inputs (D[x:0]) inputs pass through input
registers controlled by the input clocks (K and K). All
synchronous data outputs (Q[x:0]) outputs pass through output
registers controlled by the rising edge of the output clocks (C
and C or K and K when in single clock mode).
All synchronous control (RPS, WPS, BWS[x:0]) inputs pass
through input registers controlled by the rising edge of the
input clocks (K and K).
K
Input-Clock
Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs
to the device and to drive out data through Q[x:0] when in single clock mode. All accesses
are initiated on the rising edge of K.
K
Input-Clock
Negative Input Clock Input. K is used to capture synchronous inputs being presented
to the device and to drive out data through Q[x:0] when in single clock mode.
CQ
Echo Clock
CQ is referenced with respect to C. This is a free running clock and is synchronized
to the input clock for output data (C) of the QDR-II. In the single clock mode, CQ is
generated with respect to K. The timings for the echo clocks are shown in the AC Timing
table.
CQ
Echo Clock
CQ is referenced with respect to C. This is a free running clock and is synchronized
to the input clock for output data (C) of the QDR-II. In the single clock mode, CQ is
generated with respect to K. The timings for the echo clocks are shown in the AC Timing
table.
ZQ
Input
Output Impedance Matching Input. This input is used to tune the device outputs to the
system data bus impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 x RQ,
where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be
connected directly to VDDQ, which enables the minimum impedance mode. This pin
cannot be connected directly to GND or left unconnected.
DOFF
Input
DLL Turn Off, active LOW. Connecting this pin to ground will turn off the DLL inside the
device. The timings in the DLL turned off operation will be different from those listed in
this data sheet.
TDO
Output
TDO for JTAG.
TCK
Input
TCK pin for JTAG.
TDI
Input
TDI pin for JTAG.
TMS
Input
TMS pin for JTAG.
NC
N/A
Not connected to the die. Can be tied to any voltage level.
NC/36M
N/A
Not connected to the die. Can be tied to any voltage level.
NC/72M
N/A
Not connected to the die. Can be tied to any voltage level.
NC/144M
N/A
Not connected to the die. Can be tied to any voltage level.
NC/288M
N/A
Not connected to the die. Can be tied to any voltage level.
VREF
Input-
Reference
Reference Voltage Input. Static input used to set the reference level for HSTL inputs
and Outputs as well as AC measurement points.
VDD
Power Supply
Power supply inputs to the core of the device.
VSS
Ground
Ground for the device.
VDDQ
Power Supply
Power supply inputs for the outputs of the device.
Pin Definitions (continued)
Pin Name
I/O
Pin Description
[+] Feedback
[+] Feedback


类似零件编号 - CY7C1310BV18

制造商部件名数据表功能描述
logo
Cypress Semiconductor
CY7C1310BV18 CYPRESS-CY7C1310BV18 Datasheet
1Mb / 28P
   18-Mbit QDR??II SRAM 2 Word Burst Architecture
CY7C1310BV18-167BZC CYPRESS-CY7C1310BV18-167BZC Datasheet
1Mb / 28P
   18-Mbit QDR??II SRAM 2 Word Burst Architecture
CY7C1310BV18-167BZI CYPRESS-CY7C1310BV18-167BZI Datasheet
1Mb / 28P
   18-Mbit QDR??II SRAM 2 Word Burst Architecture
CY7C1310BV18-167BZXC CYPRESS-CY7C1310BV18-167BZXC Datasheet
1Mb / 28P
   18-Mbit QDR??II SRAM 2 Word Burst Architecture
CY7C1310BV18-167BZXI CYPRESS-CY7C1310BV18-167BZXI Datasheet
1Mb / 28P
   18-Mbit QDR??II SRAM 2 Word Burst Architecture
More results

类似说明 - CY7C1310BV18

制造商部件名数据表功能描述
logo
Cypress Semiconductor
CY7C1310BV18 CYPRESS-CY7C1310BV18_07 Datasheet
1Mb / 28P
   18-Mbit QDR??II SRAM 2 Word Burst Architecture
CY7C1310CV18 CYPRESS-CY7C1310CV18 Datasheet
1Mb / 26P
   18-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1310JV18 CYPRESS-CY7C1310JV18 Datasheet
639Kb / 26P
   18 Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1311BV18 CYPRESS-CY7C1311BV18 Datasheet
259Kb / 23P
   18-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1311BV18 CYPRESS-CY7C1311BV18_06 Datasheet
505Kb / 28P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1311CV18 CYPRESS-CY7C1311CV18 Datasheet
695Kb / 31P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1311BV18 CYPRESS-CY7C1311BV18_11 Datasheet
1Mb / 32P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1311JV18 CYPRESS-CY7C1311JV18 Datasheet
689Kb / 27P
   18-Mbit QDR II SRAM 4-Word Burst Architecture
CY7C1510KV18 CYPRESS-CY7C1510KV18_09 Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1410AV18 CYPRESS-CY7C1410AV18 Datasheet
277Kb / 23P
   36-Mbit QDR-II??SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com