数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC16C554BIB80 数据表(PDF) 10 Page - NXP Semiconductors

部件名 SC16C554BIB80
功能描述  5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
Download  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

SC16C554BIB80 数据表(HTML) 10 Page - NXP Semiconductors

Back Button SC16C554BIB80 Datasheet HTML 6Page - NXP Semiconductors SC16C554BIB80 Datasheet HTML 7Page - NXP Semiconductors SC16C554BIB80 Datasheet HTML 8Page - NXP Semiconductors SC16C554BIB80 Datasheet HTML 9Page - NXP Semiconductors SC16C554BIB80 Datasheet HTML 10Page - NXP Semiconductors SC16C554BIB80 Datasheet HTML 11Page - NXP Semiconductors SC16C554BIB80 Datasheet HTML 12Page - NXP Semiconductors SC16C554BIB80 Datasheet HTML 13Page - NXP Semiconductors SC16C554BIB80 Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 51 page
background image
9397 750 13133
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 9 February 2005
10 of 51
Philips Semiconductors
SC16C554B/554DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
D0 to D2,
D3 to D7
66 to 68,
1to5
53 to 55,
56 to 60
7to9,
11 to 15
I/O
Data bus (bi-directional). These pins are the 8-bit, 3-state data
bus for transferring information to or from the controlling CPU. D0 is
the least significant bit and the first data bit in a transmit or receive
serial data stream.
DSRA,
DSRB,
DSRC, DSRD
10, 26,
44, 60
1, 17,
32, 48
22, 39,
62, 79
I
Data Set Ready (active LOW). These inputs are associated with
individual UART channels, A through D. A logic 0 on this pin
indicates the modem or data set is powered-on and is ready for data
exchange with the UART. This pin has no effect on the UART’s
transmit or receive operation.
DTRA,
DTRB,
DTRC, DTRD
12, 24,
46, 58
3, 15,
34, 46
24, 37,
64, 77
O
Data Terminal Ready (active LOW). These outputs are associated
with individual UART channels, A through D. A logic 0 on this pin
indicates that the SC16C554B/554DB is powered-on and ready.
This pin can be controlled via the modem control register. Writing a
logic 1 to MCR[0] will set the DTR output to logic 0, enabling the
modem. This pin will be a logic 1 after writing a logic 0 to MCR[0], or
after a reset. This pin has no effect on the UART’s transmit or
receive operation.
GND
6, 23,
40, 57
14, 28,
45, 61
16, 36,
56, 76
I
Signal and power ground.
INTA, INTB,
INTC, INTD
15, 21,
49, 55
6, 12,
37, 43
27, 34,
67, 74
O
Interrupt A, B, C, D (active HIGH). This function is associated with
the 16 mode only. These pins provide individual channel interrupts
INTA to INTD. INTA to INTD are enabled when MCR[3] is set to a
logic 1, interrupts are enabled in the interrupt enable register (IER),
and when an interrupt condition exists. Interrupt conditions include:
receiver errors, available receiver buffer data, transmit buffer empty,
or when a modem status flag is detected. When the 68 mode is
selected, the functions of these pins are re-assigned. 68 mode
functions are described under their respective name/pin headings.
INTSEL
65
-
6
I
Interrupt Select (active HIGH, with internal pull-down). This
function is associated with the 16 mode only. When the 16 mode is
selected, this pin can be used in conjunction with MCR[3] to enable
or disable the 3-state interrupts, INTA to INTD, or override MCR[3]
and force continuous interrupts. Interrupt outputs are enabled
continuously by making this pin a logic 1. Making this pin a logic 0
allows MCR[3] to control the 3-state interrupt output. In this mode,
MCR[3] is set to a logic 1 to enable the 3-state outputs. This pin is
disabled in the 68 mode. Due to pin limitations on the 64-pin
packages, this pin is not available. To cover this limitation, the
SC16C554DBIB64 version operates in the continuous interrupt
enable mode by bonding this pin to VCC internally. The
SC16C554BIB64 operates with MCR[3] control by bonding this pin
to GND.
IOR
52
40
70
I
Input/Output Read strobe (active LOW). This function is
associated with the 16 mode only. A logic 0 transition on this pin will
load the contents of an internal register defined by address bits
A0 to A2 onto the SC16C554B/554DB data bus (D0 to D7) for
access by external CPU. This pin is disabled in the 68 mode.
Table 2:
Pin description …continued
Symbol
Pin
Type
Description
PLCC68
LQFP64
LQFP80


类似零件编号 - SC16C554BIB80

制造商部件名数据表功能描述
logo
NXP Semiconductors
SC16C554BIB80 NXP-SC16C554BIB80 Datasheet
1Mb / 58P
   5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
Rev. 4-8 June 2010
SC16C554BIB80 NXP-SC16C554BIB80 Datasheet
1Mb / 58P
   5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
Rev. 4-8 June 2010
SC16C554BIB80-T NXP-SC16C554BIB80-T Datasheet
1Mb / 58P
   5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
Rev. 4-8 June 2010
More results

类似说明 - SC16C554BIB80

制造商部件名数据表功能描述
logo
NXP Semiconductors
SC16C554BIB80-T NXP-SC16C554BIB80-T Datasheet
1Mb / 58P
   5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
Rev. 4-8 June 2010
SC16C554B NXP-SC16C554B_10 Datasheet
1Mb / 58P
   5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
Rev. 4-8 June 2010
SC16C754B PHILIPS-SC16C754B Datasheet
259Kb / 50P
   5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
Rev. 02-13 June 2005
SC16C754B NXP-SC16C754B Datasheet
252Kb / 51P
   5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
Rev. 04-6 October 2008
SC16C2550B PHILIPS-SC16C2550B_07 Datasheet
211Kb / 43P
   5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
Rev. 04-15 February 2007
SC16C2552B NXP-SC16C2552B Datasheet
188Kb / 38P
   5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
Rev. 03-12 February 2009
SC16C2550B NXP-SC16C2550B Datasheet
221Kb / 43P
   5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
Rev. 05-12 January 2009
SC16C2550B PHILIPS-SC16C2550B Datasheet
200Kb / 42P
   5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
Rev. 02-14 December 2004
SC16C752B PHILIPS-SC16C752B Datasheet
225Kb / 47P
   5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
Rev. 03-14 December 2004
SC16C752B NXP-SC16C752B Datasheet
226Kb / 47P
   5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
Rev. 05-2 October 2008
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com