数据搜索系统,热门电子元器件搜索 |
|
EMD03N06FS 数据表(PDF) 1 Page - Excelliance MOS Corp. |
|
EMD03N06FS 数据表(HTML) 1 Page - Excelliance MOS Corp. |
1 / 5 page 2016/10/25 p.1 EMD03N06FS G D S N‐Channel Logic Level Enhancement Mode Field Effect Transistor Product Summary: BVDSS 60V RDSON (MAX.) 4.1mΩ ID 90A UIS, Rg 100% Tested Pb‐Free Lead Plating & Halogen Free ABSOLUTE MAXIMUM RATINGS (TA = 25 °C Unless Otherwise Noted) PARAMETERS/TEST CONDITIONS SYMBOL LIMITS UNIT Gate‐Source Voltage VGS ±20 V Continuous Drain Current TC = 25 °C ID 90 A TC = 100 °C 56 Pulsed Drain Current 1 IDM 200 Avalanche Current IAS 50 Avalanche Energy L = 0.1mH, ID=50A, RG=25Ω EAS 125 mJ Repetitive Avalanche Energy 2 L = 0.05mH EAR 62.5 Power Dissipation TC = 25 °C PD 56 W TC = 100 °C 22 Operating Junction & Storage Temperature Range Tj, Tstg ‐55 to 150 °C 100% UIS testing in condition of VD=30V, L=0.1mH, VG=10V, IL=30A, Rated VDS=60V N-CH THERMAL RESISTANCE RATINGS THERMAL RESISTANCE SYMBOL TYPICAL MAXIMUM UNIT Junction‐to‐Case RJC 2.2 °C / W Junction‐to‐Ambient RJA 62.5 1Pulse width limited by maximum junction temperature. 2Duty cycle 1% |
类似零件编号 - EMD03N06FS |
|
类似说明 - EMD03N06FS |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |