数据搜索系统,热门电子元器件搜索 |
|
SN74AUP1G34DBVR-PDSO-G5 数据表(PDF) 1 Page - Texas Instruments |
|
SN74AUP1G34DBVR-PDSO-G5 数据表(HTML) 1 Page - Texas Instruments |
1 / 13 page SN74AUP1G34 LOW POWER SINGLE BUFFER GATE SCES603B – AUGUST 2004 – REVISED JUNE 2005 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 D Available in the Texas Instruments NanoStar and NanoFree Packages D Low Static-Power Consumption; ICC = 0.9 µA Max D Low Dynamic-Power Consumption; Cpd = 4.1 pF Typ at 3.3 V D Low Input Capacitance; Ci = 1.5 pF Typ D Low Noise − Overshoot and Undershoot <10% of VCC D Ioff Supports Partial-Power-Down Mode Operation D Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (Vhys = 250 mV Typ at 3.3 V) D Wide Operating VCC Range of 0.8 V to 3.6 V D Optimized for 3.3-V Operation D 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation D tpd = 3.8 ns Max at 3.3 V D Suitable for Point-to-Point Applications D Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II D ESD Performance Tested Per JESD 22 − 2000-V Human-Body Model (A114-B, Class II) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Model (C101) D ESD Protection Exceeds ±5000 V With Human-Body Model 3 2 4 5 1 NC VCC Y A GND DBV PACKAGE (TOP VIEW) YEP OR YZP PACKAGE (BOTTOM VIEW) DCK PACKAGE (TOP VIEW) 3 2 4 5 1 NC VCC Y A GND 3 2 4 5 1 NC VCC Y A GND DNU GND VCC Y A DRL PACKAGE (TOP VIEW) See mechanical drawings for dimensions. 1 4 2 3 5 DNU – Do not use description /ordering information The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V resulting in an increased battery life. This product also maintains excellent signal integrity (see Figures 1 and 2). Figure 1. AUP − The Lowest-Power Family AUP LVC AUP AUP LVC Static-Power Consumption ( µA) Dynamic-Power Consumption (pF) † Single, dual, and triple gates 3.3-V Logic† 3.3-V Logic† 0% 20% 40% 60% 80% 100% 0% 20% 40% 60% 80% 100% −0.5 0 0.5 1 1.5 2 2.5 3 3.5 05 10 15 20 25 30 35 40 45 Figure 2. Excellent Signal Integrity Time − ns † AUP1G08 data at CL = 15 pF Switching Characteristics at 25 MHz† Output Input Copyright 2005, Texas Instruments Incorporated Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoStar and NanoFree are trademarks of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
类似零件编号 - SN74AUP1G34DBVR-PDSO-G5 |
|
类似说明 - SN74AUP1G34DBVR-PDSO-G5 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |