数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF


H27UCG8T2BTR-BC Datasheet(数据表) 34 Page - Hynix Semiconductor

部件型号  H27UCG8T2BTR-BC
说明  64Gb(8192M x 8bit) MLC NAND Flash
下载  56 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/ko/index.jsp
标志 

 34 page
background image
H27UCG8T2BTR-BC
64Gb(8192M x 8bit) MLC NAND Flash
Rev 0.1 / Oct. 2012
34
3.19. Multi-Plane Page Program Operation Timings
Figure 25 : Multi-plane page program operation timing
Notes:
1. Any command between 11h and 81h is prohibited except 70h, 78h, 75h and FFh
2. tADL is the time from the WE# rising edge of final address cycle to the WE# rising edge
of first data cycle.
3. Multi-plane Page addresses are required to be the same.
CLE
WE#
ALE
R/B#
Col.
Add1
80h
Col.
Add2
Row.
Add1
Row.
Add2
Row.
Add3
Din
N
Din
N+1
Din
M
11h
I/Ox
CE#
A
tDBSY
tWB
CLE
WE#
ALE
R/B#
Col.
Add1
81h
Col.
Add2
Row.
Add1
Row.
Add2
Row.
Add3
Din
N
Din
N+1
Din
M
10h
I/Ox
CE#
A
tPROG
tWB
70h
Status
tWHR
RE#
tWC
A0-A14 : Valid
A15-A22 : Valid( Page M)
A23 : Fixed ‘Low’
A24 ~ A34 : Valid (Block J)
A0-A14 : Valid
A15-A22 : Valid( Page M)
A23 : Fixed ‘High’
A24 ~ A34 : Valid (Block K)
IO 0 = 0, pass
IO 0 = 1, fail
Don’t care
tADL
tADL




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56 


数据表 下载




链接网址

ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl