数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC7447RX600NB 数据表(PDF) 7 Page - Motorola, Inc

部件名 MC7447RX600NB
功能描述  PPC7457RX1000NB
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MOTOROLA [Motorola, Inc]
网页  http://www.freescale.com
标志 MOTOROLA - Motorola, Inc

MC7447RX600NB 数据表(HTML) 7 Page - Motorola, Inc

Back Button MC7447RX600NB Datasheet HTML 3Page - Motorola, Inc MC7447RX600NB Datasheet HTML 4Page - Motorola, Inc MC7447RX600NB Datasheet HTML 5Page - Motorola, Inc MC7447RX600NB Datasheet HTML 6Page - Motorola, Inc MC7447RX600NB Datasheet HTML 7Page - Motorola, Inc MC7447RX600NB Datasheet HTML 8Page - Motorola, Inc MC7447RX600NB Datasheet HTML 9Page - Motorola, Inc MC7447RX600NB Datasheet HTML 10Page - Motorola, Inc MC7447RX600NB Datasheet HTML 11Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
MOTOROLA
MPC7457 Part Number Specification for the MPC74x7RXnnnnNx Series
7
General Parameters
SYSCLK to ARTRY/SHD0/SHD1 high impedance after
precharge
tKHARPZ
—2
tSYSCLK
3, 5
6, 7
Notes:
1. All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge
of the input SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the
midpoint of the signal in question. All output timings assume a purely resistive 50-
Ω load (see Figure 4 in the
MPC7457 RISC Microprocessor Hardware Specifications). Input and output timings are measured at the pin;
time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbology used for timing specifications herein follows the pattern of t(signal)(state)(reference)(state) for inputs and
t(reference)(state)(signal)(state) for outputs. For example, tIVKH symbolizes the time input signals (I) reach the valid state
(V) relative to the SYSCLK reference (K) going to the high (H) state or input setup time. And tKHOV symbolizes the
time from SYSCLK(K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read
as the time that the input signal (I) went invalid (X) with respect to the rising clock edge (KH) (note the position of
the reference and its state for inputs) and output hold time can be read as the time from the rising edge (KH) until
the output went invalid (OX).
3. tSYSCLK is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by
the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
4. According to the bus protocol, TS is driven only by the currently active bus master. It is asserted low then
precharged high before returning to high impedance, as shown in Figure 6 in the MPC7457 RISC Microprocessor
Hardware Specifications. The nominal precharge width for TS is 0.5
× t
SYSCLK, that is, less than the minimum
tSYSCLK period, to ensure that another master asserting TS on the following clock will not contend with the
precharge. Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for
precharge. The high-impedance behavior is guaranteed by design.
5. Guaranteed by design and not tested.
6. According to the bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately
following AACK. Bus contention is not an issue because any master asserting ARTRY will be driving it low. Any
master asserting it low in the first clock following AACK will then go to high impedance for one clock before
precharging it high during the second cycle after the assertion of AACK. The nominal precharge width for ARTRY
is 1.0 tSYSCLK; that is, it should be high impedance, as shown in Figure 6 in the MPC7457 RISC Microprocessor
Hardware Specifications, before the first opportunity for another master to assert ARTRY. Output valid and output
hold timing is tested for the signal asserted.The high-impedance behavior is guaranteed by design.
7. According to the MPX bus protocol, SHD0 and SHD1 can be driven by multiple bus masters beginning the cycle of
TS. Timing is the same as ARTRY, that is, the signal is high impedance for a fraction of a cycle, then negated for
up to an entire cycle (crossing a bus cycle boundary) before being three-stated again. The nominal precharge width
for SHD0 and SHD1 is 1.0 tSYSCLK. The edges of the precharge vary depending on the programmed ratio of core
to bus (PLL configurations).
8. BMODE[0:1] and BVSEL are mode select inputs and are sampled before and after HRESET negation. These
parameters represent the input setup and hold times for each sample. These values are guaranteed by design and
not tested. These inputs must remain stable after the second sample. See Figure 5 in the MPC7457 RISC
Microprocessor Hardware Specifications for sample timing.
Table 9. Processor Bus AC Timing Specifications 1 (continued)
At recommended operating conditions. See Table 4.
Parameter
Symbol 2
All Speed Grades
Unit
Notes
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


类似零件编号 - MC7447RX600NB

制造商部件名数据表功能描述
logo
NXP Semiconductors
MC7447RX600NB NXP-MC7447RX600NB Datasheet
457Kb / 12P
   MPC7457 Hardware Specification Addendum for the MPC74n7RXnnnnNx Series
Rev. 3, 01/2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com