数据搜索系统,热门电子元器件搜索 |
|
AM24LC04 数据表(PDF) 4 Page - Anachip Corp |
|
AM24LC04 数据表(HTML) 4 Page - Anachip Corp |
4 / 12 page 2-Wire Serial 4K-Bit (512 x 8) CMOS Electrically Erasable PROM AM24LC04 Anachip Corp. www.anachip.com.tw Rev. A2 Oct 20, 2003 4/12 ATC Pin Descriptions Serial Clock (SCL) The SCL input is used to clock all data into and out of the device. Serial Data (SDA) SDA is a bidirection pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. Thus, the SDA bus requires a pull-up resistor to Vcc (typical 4.7KΩ for 100KHz) Device Address Inputs (A0, A1, A2) The following table (Table A) shows the active pins across the AM24LCXX device family. Table A Device A0 A1 A2 AM24LC02 ADR ADR ADR AM24LC04 XP ADR ADR AM24LC08 XP XP ADR AM24LC16 XP XP XP ADR indicates the device address pin. XP indicates that device address pin don’t care but refers to an internal PAGE BLOCK memory segment. Write Protection (WP) If WP is connected to Vcc, PROGRAM operation onto the whole memory will not be executed. READ operations are possible. If WP is connected to Vss, normal memory operation is enabled, READ/WRITE over the entire memory is possible. Functional Description Applications ATC’s electrically erasable programmable read only memories (EEPROMs) write protect function, two write modes, three read modes, and a wide variety of memory size. Typical applications for the I 2C bus and AM24LCXX memories are included in SANs(small-area-networks), stereos, televisions, automobiles and other scaled-down systems that don't require tremendous speeds but instead cost efficiency and design simplicity. Endurance and Data Retention The AM24LC04 is designed for applications requiring up to 1M programming cycles (BYTE WRITE and PAGE WRITE). It provides 40 years of secure data retention without power. Device Operation The AM24LC04 support a bi-directional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is the master and the device that is controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the AM24LC04 is considered a slave in all applications. Clock and Data Conventions Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. (Shown in Figures 1 and 2) Start Condition A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition. (Shown in Figure 2) Stop Condition A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition. (Shown in Figure 2) |
类似零件编号 - AM24LC04 |
|
类似说明 - AM24LC04 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |