数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GAL16LV8ZD 数据表(PDF) 6 Page - Lattice Semiconductor

部件名 GAL16LV8ZD
功能描述  Low Voltage, Zero Power E2CMOS PLD Generic Array Logic
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

GAL16LV8ZD 数据表(HTML) 6 Page - Lattice Semiconductor

Back Button GAL16LV8ZD Datasheet HTML 2Page - Lattice Semiconductor GAL16LV8ZD Datasheet HTML 3Page - Lattice Semiconductor GAL16LV8ZD Datasheet HTML 4Page - Lattice Semiconductor GAL16LV8ZD Datasheet HTML 5Page - Lattice Semiconductor GAL16LV8ZD Datasheet HTML 6Page - Lattice Semiconductor GAL16LV8ZD Datasheet HTML 7Page - Lattice Semiconductor GAL16LV8ZD Datasheet HTML 8Page - Lattice Semiconductor GAL16LV8ZD Datasheet HTML 9Page - Lattice Semiconductor GAL16LV8ZD Datasheet HTML 10Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
Specifications GAL16LV8ZD
6
In the Complex mode, macrocells are configured as output only or
I/O functions.
Architecture configurations available in this mode are similar to the
common 16L8 and 16P8 devices with programmable polarity in
each macrocell.
Up to six I/Os are possible in this mode. Dedicated inputs or outputs
can be implemented as subsets of the I/O function. The two outer
most macrocells (pins 12 & 19) do not have input capability. De-
signs requiring eight I/Os can be implemented in the Registered
mode.
All macrocells have seven product terms per output. One product
term is used for programmable output enable control. Pins 1 and
11 are always available as data inputs into the AND array.
Pin 4 is used as dedicated power-down pin on GAL16LV8ZD. It
cannot be used as functional input.
The JEDEC fuse numbers including the UES fuses and PTD fuses
are shown on the logic diagram on the following page.
Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.
Combinatorial I/O Configuration for Complex Mode
- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1 has no effect on this mode.
- Pin 13 through Pin 18 are configured to this function.
Combinatorial Output Configuration for Complex Mode
- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1 has no effect on this mode.
- Pin 12 and Pin 19 are configured to this
function.
XOR
XOR
Complex Mode


类似零件编号 - GAL16LV8ZD

制造商部件名数据表功能描述
logo
Lattice Semiconductor
GAL16LV8 LATTICE-GAL16LV8 Datasheet
338Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL16LV8 LATTICE-GAL16LV8 Datasheet
282Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic?
GAL16LV8C-10LJ LATTICE-GAL16LV8C-10LJ Datasheet
338Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL16LV8C-10LJ LATTICE-GAL16LV8C-10LJ Datasheet
282Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic?
GAL16LV8C-10LJN LATTICE-GAL16LV8C-10LJN Datasheet
282Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic?
More results

类似说明 - GAL16LV8ZD

制造商部件名数据表功能描述
logo
Lattice Semiconductor
GAL20LV8ZD LATTICE-GAL20LV8ZD Datasheet
284Kb / 18P
   Low Voltage, Zero Power E2CMOS PLD Generic Array Logic
GAL16LV8 LATTICE-GAL16LV8 Datasheet
338Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL26CLV12 LATTICE-GAL26CLV12 Datasheet
225Kb / 13P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL22LV10 LATTICE-GAL22LV10 Datasheet
218Kb / 18P
   Low Voltage E2CMOS PLD Generic Array Logic?
GAL16LV8 LATTICE-GAL16LV8_04 Datasheet
282Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic?
GAL20LV8 LATTICE-GAL20LV8 Datasheet
284Kb / 17P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL18V10 LATTICE-GAL18V10 Datasheet
265Kb / 16P
   High Performance E2CMOS PLD Generic Array Logic
GAL16V8 LATTICE-GAL16V8_98 Datasheet
395Kb / 22P
   High Performance E2CMOS PLD Generic Array Logic?
GAL20VP8 LATTICE-GAL20VP8 Datasheet
263Kb / 17P
   High-Speed E2CMOS PLD Generic Array Logic
26CV12 LATTICE-26CV12 Datasheet
255Kb / 17P
   High Performance E2CMOS PLD Generic Array Logic
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com