数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74LVT8986GGV 数据表(PDF) 9 Page - Texas Instruments

部件名 SN74LVT8986GGV
功能描述  3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
Download  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

SN74LVT8986GGV 数据表(HTML) 9 Page - Texas Instruments

Back Button SN74LVT8986GGV Datasheet HTML 5Page - Texas Instruments SN74LVT8986GGV Datasheet HTML 6Page - Texas Instruments SN74LVT8986GGV Datasheet HTML 7Page - Texas Instruments SN74LVT8986GGV Datasheet HTML 8Page - Texas Instruments SN74LVT8986GGV Datasheet HTML 9Page - Texas Instruments SN74LVT8986GGV Datasheet HTML 10Page - Texas Instruments SN74LVT8986GGV Datasheet HTML 11Page - Texas Instruments SN74LVT8986GGV Datasheet HTML 12Page - Texas Instruments SN74LVT8986GGV Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 47 page
background image
SN54LVT8986, SN74LVT8986
3.3-V LINKING ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS759B – OCTOBER 2002 – REVISED APRIL 2003
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
FUNCTION TABLE 2
(secondary TAP configuration using bypass inputs) (continued)
INPUTS
LINKING SHADOW
OUTPUTS
BYP5–0
PTRST
PROTOCOL
RESULT
STRST
2–0
STCK
2–0
STMS2
STMS1
STMS0
STDO2
STDO1
STDO0
PTDO
CTDO
L L H H H H
H
H
PTCK
STMS2‡
STMS1‡
STMS0‡
Z
Z
Z
Z
CTDI
L L H H H L
H
H
PTCK
STMS2‡
STMS1‡
PTMS
Z
Z
PTDI
Z
STDI0
L L H H L H
H
H
PTCK
STMS2‡
PTMS
STMS0‡
Z
PTDI
Z
Z
STDI1
L L H H L L
H
H
PTCK
STMS2‡
PTMS
PTMS
Z
STDI0
PTDI
Z
STDI1
L L H L H H
H
H
PTCK
PTMS
STMS1‡
STMS0‡
PTDI
Z
Z
Z
STDI2
L L H L H L
H
H
PTCK
PTMS
STMS1‡
PTMS
STDI0
Z
PTDI
Z
STDI2
L L H L L H
H
H
PTCK
PTMS
PTMS
STMS0‡
STDI1
PTDI
Z
Z
STDI2
L L H L L L
H
H
PTCK
PTMS
PTMS
PTMS
STDI1
STDI0
PTDI
Z
STDI2
L H L H H H
H
H
PTCK
STMS2‡
STMS1‡
STMS0‡
Z
Z
Z
Z
CTDI
L H L H H L
H
H
PTCK
STMS2‡
STMS1‡
PTMS
Z
Z
CTDI
STDI0
STDI0
L H L H L H
H
H
PTCK
STMS2‡
PTMS
STMS0‡
Z
CTDI
Z
STDI1
STDI1
L H L H L L
H
H
PTCK
STMS2‡
PTMS
PTMS
Z
STDI0
CTDI
STDI1
STDI1
L H L L H H
H
H
PTCK
PTMS
STMS1‡
STMS0‡
CTDI
Z
Z
STDI2
STDI2
L H L L H L
H
H
PTCK
PTMS
STMS1‡
PTMS
STDI0
Z
CTDI
STDI2
STDI2
L H L L L H
H
H
PTCK
PTMS
PTMS
STMS0‡
STDI1
CTDI
Z
STDI2
STDI2
L H L L L L
H
H
PTCK
PTMS
PTMS
PTMS
STDI1
STDI0
CTDI
STDI2
STDI2
L H H H H H
H
H
PTCK
STMS2‡
STMS1‡
STMS0‡
Z
Z
Z
Z
CTDI
L H H H H L
H
H
PTCK
STMS2‡
STMS1‡
PTMS
Z
Z
CTDI
Z
STDI0
L H H H L H
H
H
PTCK
STMS2‡
PTMS
STMS0‡
Z
CTDI
Z
Z
STDI1
L H H H L L
H
H
PTCK
STMS2‡
PTMS
PTMS
Z
STDI0
CTDI
Z
STDI1
L H H L H H
H
H
PTCK
PTMS
STMS1‡
STMS0‡
CTDI
Z
Z
Z
STDI2
L H H L H L
H
H
PTCK
PTMS
STMS1‡
PTMS
STDI0
Z
CTDI
Z
STDI2
L H H L L H
H
H
PTCK
PTMS
PTMS
STMS0‡
STDI1
CTDI
Z
Z
STDI2
L H H L L L
H
H
PTCK
PTMS
PTMS
PTMS
STDI1
STDI0
CTDI
Z
STDI2
H X X X X X
L
L
PTCK
H
H
H
Z
Z
Z
Z
H
H X X X X X
H
RESET
H
PTCK
H
H
H
Z
Z
Z
Z
CTDI
H X X X X X
H
MATCH
H
PTCK
See Function Table 3
H X X X X X
H
NO MATCH
H
PTCK
STMS2‡
STMS1‡
STMS0‡
Z
Z
Z
Z
CTDI
H X X X X X
H
HARD ERROR§
H
PTCK
STMS2‡
STMS1‡
STMS0‡
Z
Z
Z
Z
CTDI
H X X X X X
H
DISCONNECT
H
PTCK
STMS2‡
STMS1‡
STMS0‡
Z
Z
Z
Z
CTDI
H X X X X X
H
TEST
SYNCHRONIZATION
H
PTCK
PTMS¶
PTMS¶
PTMS¶
PTDI¶
PTDI¶
PTDI¶
Z
CTDI
† In normal operation of IEEE Std 1149.1-compliant architectures, it is recommended that TMS be high prior to release of TRST. The BYP/TRST
connect status ensures that this condition is met at STMS, regardless of the applied PTMS. Also, it is recommended that STMS be kept high
for a minimum duration of five PTCK cycles following assertion of PTRST, either by maintaining PTRST low or by setting PTMS high. This ensures
that devices with and without TRST inputs are moved to their Test-Logic-Reset TAP states. It is expected that, in normal application, this condition
occurs only when BYP5 is fixed at the low state. In such a case, upon release of PTRST, the LASP immediately resumes the BYP connect status.
‡ STMS level before steady-state conditions were established
§ The linking shadow protocol is well defined. Some variations in the protocol are tolerated (see protocol errors). Those that are not tolerated
produce the result HARD ERROR and cause disconnect, as indicated.
¶ PTDI and PTMS are connected to STDO and STMS, respectively, only on those secondary TAPs whose TAP state is Pause-DR or Pause-IR
while PTDO is high impedance. The result of linking shadow protocol on a secondary TAP whose state is Test-Logic-Reset or Run-Test-Idle is
DISCONNECT.


类似零件编号 - SN74LVT8986GGV

制造商部件名数据表功能描述
logo
Texas Instruments
SN74LVT8986GGV TI-SN74LVT8986GGV Datasheet
885Kb / 54P
[Old version datasheet]   3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
More results

类似说明 - SN74LVT8986GGV

制造商部件名数据表功能描述
logo
Texas Instruments
SN74LVT8986 TI-SN74LVT8986_07 Datasheet
885Kb / 54P
[Old version datasheet]   3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN54LVT8996 TI-SN54LVT8996_99 Datasheet
603Kb / 41P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN54LVT8996 TI-SN54LVT8996 Datasheet
717Kb / 44P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN54ABT8996 TI-SN54ABT8996 Datasheet
564Kb / 40P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN54ABT8996 TI1-SN54ABT8996_15 Datasheet
741Kb / 46P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN74LVT8996-EP TI1-SN74LVT8996-EP Datasheet
764Kb / 42P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORT MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (KTAG) TAP TRANSCEIVER
logo
National Semiconductor ...
SCANSTA111 NSC-SCANSTA111 Datasheet
524Kb / 29P
   Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
SCANSTA111 NSC-SCANSTA111_05 Datasheet
911Kb / 31P
   Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
logo
Texas Instruments
SCANSTA111 TI1-SCANSTA111 Datasheet
1Mb / 38P
[Old version datasheet]   SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
logo
Xilinx, Inc
XQ18V04 XILINX-XQ18V04_03 Datasheet
155Kb / 15P
   IEEE Std 1149.1 boundary-scan (JTAG) support
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com