数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

NB3L202K 数据表(PDF) 6 Page - ON Semiconductor

部件名 NB3L202K
功能描述  Differential 1:2 HCSL Fanout Buffer
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

NB3L202K 数据表(HTML) 6 Page - ON Semiconductor

Back Button NB3L202K_18 Datasheet HTML 2Page - ON Semiconductor NB3L202K_18 Datasheet HTML 3Page - ON Semiconductor NB3L202K_18 Datasheet HTML 4Page - ON Semiconductor NB3L202K_18 Datasheet HTML 5Page - ON Semiconductor NB3L202K_18 Datasheet HTML 6Page - ON Semiconductor NB3L202K_18 Datasheet HTML 7Page - ON Semiconductor NB3L202K_18 Datasheet HTML 8Page - ON Semiconductor NB3L202K_18 Datasheet HTML 9Page - ON Semiconductor NB3L202K_18 Datasheet HTML 10Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
NB3L202K
www.onsemi.com
6
Table 5. AC TIMING CHARACTERISTICS VDD = VDD_O = 3.3 V ±10% or 2.5 V ±5%, TA = −40°C to 85°C (Note 15)
Symbol
Characteristics
Min
Typ
Max
Unit
Fmax
Maximum Input Frequency
350
MHz
Trise/Tfall
Rise Time / Fall Time (Notes 13, 17 and 33) (Figure 13)
175
500
700
ps
Output Slew Rate
Output Slew Rate (Notes 13 and 17)
0.5
2.0
V/ns
DTrise/DTfall
Rise/Fall Time Variation (Notes 17 and 26)
125
ps
Slew Rate Matching
(Notes 18, 27 and 28)
20%
Vhigh
Voltage High (Notes 17, and 20) (Figure 14)
660
700
850
mV
Vlow
Voltage Low (Notes 17, and 21) (Figure 14)
−150
0
+150
mV
Input Slew Rate
(Note 29 and 32)
0.35
V/ns
Vcross absolute
Absolute Crossing Point Voltages (Notes 12, 17 and 24)
Relative Crossing Point Voltages can be calculated (Notes 16, 17
and 24) (Figure 16)
250
550
mV
Total
DVcross
Total Variation of Vcross Over All Edges (Notes 17 and 25)
140
mV
Duty Cycle
(Note 18) (Figure 15)
45
55
%
Vovs
Maximum Voltage (Overshoot) (Notes 17 and 22) (Figure 14)
Vhigh + 0.3
V
Vuds
Maximum Voltage (Undershoot) (Notes 17 and 23) (Figure 14)
Vlow − 0.3
V
Vrb
Ringback Voltage (Note 17) (Figure 14)
0.2
N/A
V
Toe_lat
OE Latency (Note 11)
4
6
12
Cycles
tpd
Input−to−Output Delay CLK_IN, DIF_[1:0] (Note 31)
0.6
1.0
1.4
ns
tSKEW
Output−to−Output Skew across 2 outputs DIF_[1:0] (Notes 30 and 31)
0
5.0
20
ps
tJITTERf
Additive RMS Phase Jitter fcarrier = 156.25 MHz, 12 kHz − 20 MHz Inte-
grated Range
46
80
fs
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product per-
formance may not be indicated by the Electrical Characteristics if operated under different conditions.
11. Time from deassertion until outputs are >200 mV.
12. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#.
13. Measured from VOL = 0.175 V to VOH = 0.525 V. Only valid for Rising Clock and Falling Clock#.
14. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing
15. Test configuration is RS = 33.2 W, RP = 49.9, CL = 2 pF, RREF = 475 W.
16. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhigh avg − 0.700). Vcross(rel) Max = 0.550 − 0.5
(0.700 – Vhigh avg), (see Figure 16 for further clarification).
17. Measurement taken from Single Ended waveform.
18. Measurement taken from differential waveform.
19. Unless otherwise noted, all specifications in this table apply to all frequencies.
20. Vhigh is defined as the statistical average High value as obtained by using the Oscilloscope Vhigh Math function.
21. Vlow is defined as the statistical average Low value as obtained by using the Oscilloscope Vlow Math function.
22. Overshoot is defined as the absolute value of the maximum voltage.
23. Undershoot is defined as the absolute value of the minimum voltage.
24. The crossing point must meet the absolute and relative crossing point specifications simultaneously.
25.
DVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed vari-
ance in Vcross for any particular system.
26. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max.
27. Matching applies to rising edge rate for clock and falling edge rate for Clock#. It is measured using a
±75 mV window centered on the average
crosspoint where clock rising meets Clock# falling. The median crosspoint is used to calculate the voltage threshold the oscilloscope is to
use for the edge rate calculations.
28. Slew Rate matching is derived using the following, 2 * (Trise – Tfall) / (Trise + Tfall).
29. Input slew rate is based on single ended measurement. This is the minimum input slew rate at which the NB3L202K devices are guaranteed
to meet all performance specifications.
30. Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.
31. Measured from differential cross−point to differential cross−point with scope averaging on to find mean value.
32. The differential input clock is expected to be sourced from a high performance clock oscillator.
33. Measured at 3.3 V
± 10% with typical HCSL input levels.


类似零件编号 - NB3L202K_18

制造商部件名数据表功能描述
logo
ON Semiconductor
NB3L202KMNG ONSEMI-NB3L202KMNG Datasheet
143Kb / 14P
   Differential 1:2 HCSL Fanout Buffer
April, 2016 ??Rev. 0
NB3L202KMNTXG ONSEMI-NB3L202KMNTXG Datasheet
143Kb / 14P
   Differential 1:2 HCSL Fanout Buffer
April, 2016 ??Rev. 0
More results

类似说明 - NB3L202K_18

制造商部件名数据表功能描述
logo
ON Semiconductor
NB3L202K ONSEMI-NB3L202K Datasheet
143Kb / 14P
   Differential 1:2 HCSL Fanout Buffer
April, 2016 ??Rev. 0
NB3L204K ONSEMI-NB3L204K_17 Datasheet
406Kb / 14P
   Differential 1:4 HCSL Fanout Buffer
October, 2017 ??Rev. 1
NB3L204K ONSEMI-NB3L204K Datasheet
319Kb / 14P
   Differential 1:4 HCSL Fanout Buffer
April, 2016 ??Rev. 0
NB3L208K ONSEMI-NB3L208K_17 Datasheet
205Kb / 13P
   Differential 1:8 HCSL Fanout Buffer
October, 2017 ??Rev. 3
logo
Integrated Device Techn...
851010 IDT-851010 Datasheet
298Kb / 16P
   1-to-10, Differential HCSL Fanout Buffer
logo
Renesas Technology Corp
851010 RENESAS-851010 Datasheet
303Kb / 16P
   1-to-10, Differential HCSL Fanout Buffer
December 3, 2015
851021 RENESAS-851021 Datasheet
597Kb / 19P
   1-to-21, Differential HCSL Fanout Buffer
11/03/15
8V31012 RENESAS-8V31012 Datasheet
747Kb / 18P
   1-to-12, Differential HCSL Fanout Buffer
10/21/15
logo
Integrated Device Techn...
8V31012 IDT-8V31012 Datasheet
455Kb / 17P
   1-to-12, Differential HCSL Fanout Buffer
ICS851010I IDT-ICS851010I Datasheet
756Kb / 17P
   1-to-10, Differential HCSL Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com