 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TDA6509AHN 数据表(PDF) 10 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
TDA6509AHN 数据表(HTML) 10 Page - NXP Semiconductors |
|
|
10 / 42 page  2005 Mar 25 10 Philips Semiconductors Product specification 3-band mixer/oscillator and PLL for terrestrial tuners TDA6508; TDA6508A; TDA6509; TDA6509A Table 4 Reference divider ratio selection bits Note 1. Crystal oscillator frequency or externally sourced reference frequency of 4 MHz at pin XTAL_REF. Table 5 Test mode selection bits Notes 1. This is the default mode at power-on reset. 2. 1 ⁄2fdiv is output from port P3 when the charge-pump is off. 3. Port P3 cannot be used when these test modes are active. RSA RSB REFERENCE DIVIDER RATIO FREQUENCY STEP (kHz)(1) X 0 80 50 0 1 128 31.25 1 1 64 62.5 T2 T1 T0 TEST MODE 0 0 0 normal mode (read and write mode bytes allowed) 0 0 1 normal mode (read and write mode bytes allowed)(1) 0 1 0 charge-pump is off(2) 011byte BB ignored 1 1 0 charge-pump sinks current 1 1 1 charge-pump sources current 100 1 ⁄2fref is output from port P3(3) 101 1 ⁄2fdiv is output from port P3(3) 8.3 Read mode The read mode is defined by setting bit R/W to logic 1 in address byte ADB; see Table 6. After the slave address has been recognized, the device generates an acknowledge pulse, and status byte SB is transferred on the SDA line (MSB first). Data is valid on the SDA line when pin SCL is HIGH. A second data byte can be read from the device if the microcontroller generates an acknowledge on the SDA line (master acknowledge). End of transmission will occur if no master acknowledge is asserted. The device will then release the data line to allow the microcontroller to generate a STOP condition. Bit POR is set to logic 1 at power-on. This bit is reset when an end-of-data is detected by the device at the end of a read sequence. Bit FL controls the PLL by indicating when the loop is locked (bit FL = 1). The internal ADC can be used to apply AFC information to a microcontroller in the IF section of the television via status byte bits A0, A1 and A2. Up to five voltage levels can be applied to the ADC input pin ADC; the resultant values of bits A2, A1 and A0 are shown in Table 8. |
类似零件编号 - TDA6509AHN |
|
类似说明 - TDA6509AHN |
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
