数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

S34ML01G1 Datasheet(数据表) 13 Page - Cypress Semiconductor

部件型号  S34ML01G1
说明  1 Gb/2 Gb/4 Gb, 3 V, SLC NAND Flash for Embedded
下载  71 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 

S34ML01G1 Datasheet(HTML) 13 Page - Cypress Semiconductor

Zoom Inzoom in Zoom Outzoom out
 13 page
background image
Document Number: 002-00676 Rev. *V
Page 13 of 71
S34ML01G1
S34ML02G1
S34ML04G1
2. Bus Operation
There are six standard bus operations that control the device: Command Input, Address Input, Data Input, Data Output, Write
Protect, and Standby. (See Table 7.)
Typically glitches less than 5 ns on Chip Enable, Write Enable, and Read Enable are ignored by the memory and do not affect bus
operations.
2.1
Command Input
The Command Input bus operation is used to give a command to the memory device. Commands are accepted with Chip Enable
low, Command Latch Enable high, Address Latch Enable low, and Read Enable high and latched on the rising edge of Write Enable.
Moreover, for commands that start a modify operation (program/erase) the Write Protect pin must be high. See Figure 12
on page 38 and Table 20 on page 35 for details of the timing requirements. Command codes are always applied on I/O7:0
regardless of the bus configuration (×8 or ×16).
2.2
Address Input
The Address Input bus operation allows the insertion of the memory address. For the S34ML02G1 and S34ML04G1 devices, five
write cycles are needed to input the addresses. For the S34ML01G1, four write cycles are needed to input the addresses. If
necessary, a 5th dummy address cycle can be issued to S34ML01G1, which will be ignored by the NAND device without causing
problems. Addresses are accepted with Chip Enable low, Address Latch Enable high, Command Latch Enable low, and Read
Enable high and latched on the rising edge of Write Enable. Moreover, for commands that start a modify operation (program/erase)
the Write Protect pin must be high. See Figure 13 on page 38 and Table 20 on page 35 for details of the timing requirements.
Addresses are always applied on I/O7:0 regardless of the bus configuration (×8 or ×16). Refer to Table 4 through Table 6
on page 11 for more detailed information.
2.3
Data Input
The Data Input bus operation allows the data to be programmed to be sent to the device. The data insertion is serial and timed by
the Write Enable cycles. Data is accepted only with Chip Enable low, Address Latch Enable low, Command Latch Enable low, Read
Enable high, and Write Protect high and latched on the rising edge of Write Enable. See Figure 14 on page 39 and Table 20
on page 35 for details of the timing requirements.
2.4
Data Output
The Data Output bus operation allows data to be read from the memory array and to check the Status Register content, the EDC
register content, and the ID data. Data can be serially shifted out by toggling the Read Enable pin with Chip Enable low, Write
Enable high, Address Latch Enable low, and Command Latch Enable low. See Figure 15 on page 39 and Table 20 on page 35 for
details of the timings requirements.
2.5
Write Protect
The Hardware Write Protection is activated when the Write Protect pin is low. In this condition, modify operations do not start and the
content of the memory is not altered. The Write Protect pin is not latched by Write Enable to ensure the protection even during power
up.
2.6
Standby
In Standby, the device is deselected, outputs are disabled, and power consumption is reduced.




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl