数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC2622 数据表(PDF) 8 Page - Linear Technology

部件名 LTC2622
功能描述  Dual, 16-Bit, 5Msps Differential Input ADC with Wide Input Common Mode Range
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC2622 数据表(HTML) 8 Page - Linear Technology

Back Button LTC2622 Datasheet HTML 4Page - Linear Technology LTC2622 Datasheet HTML 5Page - Linear Technology LTC2622 Datasheet HTML 6Page - Linear Technology LTC2622 Datasheet HTML 7Page - Linear Technology LTC2622 Datasheet HTML 8Page - Linear Technology LTC2622 Datasheet HTML 9Page - Linear Technology LTC2622 Datasheet HTML 10Page - Linear Technology LTC2622 Datasheet HTML 11Page - Linear Technology LTC2622 Datasheet HTML 12Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 26 page
background image
LTC2323-16
8
232316fc
For more information www.linear.com/LTC2323-16
PIN FUNCTIONS
VDD (Pins 1, 8): Power Supply. Bypass VDD to GND with
a 10µF ceramic and a 0.1µF ceramic close to the part. The
VDD pins should be shorted together and driven from the
same supply.
AIN2+, AIN2– (Pins 2, 3): Analog Differential Input Pins.
Full-scale range (AIN2+ – AIN2–) is ±REFOUT2 voltage.
These pins can be driven from VDD to GND.
GND (Pins 4, 5, 10, 29): Ground. These pins and exposed
pad (Pin 29) must be tied directly to a solid ground plane.
AIN1–, AIN1+ (Pins 6, 7): Analog Differential Input Pins.
Full-scale range (AIN1+ – AIN1–) is ±REFOUT1 voltage.
These pins can be driven from VDD to GND.
CNV (Pin 9): Conversion Start Input. A falling edge on CNV
puts the internal sample-and-hold into the hold mode and
starts a conversion cycle. CNV must be driven by a low
jitter clock as shown in the application circuit on page 26.
The CNV pin is unaffected by the CMOS/LVDS pin.
REFRTN1 (Pin 11): Reference Buffer 1 Output Return.
Bypass REFRTN1 to REFOUT1. Do not tie the REFRTN1
pin to the ground plane.
REFOUT1 (Pin 12): Reference Buffer 1 Output. An onboard
buffer nominally outputs 4.096V to this pin. This pin is
referred to REFRTN1 and should be decoupled closely to
the pin (no vias) with a 0.1µF (X7R, 0402 size) capacitor
and a 10μF (X5R, 0805 size) ceramic capacitor in paral-
lel. The internal buffer driving this pin may be disabled
by grounding the REFINT pin. If the buffer is disabled,
an external reference may drive this pin in the range of
1.25V to 5V.
VBYP1 (Pin 13): Bypass this internally supplied pin to
ground with a 1µF ceramic capacitor. The nominal output
voltage on this pin is 1.6V.
OVDD (Pin 14): I/O Interface Digital Power. The range of
OVDD is 1.71V to 2.5V. This supply is nominally set to
the same supply as the host interface (CMOS: 1.8V or
2.5V, LVDS: 2.5V). Bypass OVDD to OGND with a 0.1μF
capacitor.
SDO1+, SDO1(Pins 15, 16): Channel 1 Serial Data
Output. The conversion result is shifted MSB first on each
falling edge of SCK. In CMOS mode, the result is output
on SDO1+. The logic level is determined by OVDD. Do
not connect SDO1. In LVDS mode, the result is output
differentially on SDO1+ and SDO1. These pins must be
differentially terminated by an external 100Ω resistor at
the receiver (FPGA).
CLKOUT+, CLKOUT(Pins 17, 18): Serial Data Clock
Output. CLKOUT provides a skew-matched clock to latch
the SDO output at the receiver. In CMOS mode, the skew-
matched clock is output on CLKOUT+. The logic level is
determined by OVDD. Do not connect CLKOUT. For low
throughput applications using SCK to latch the SDO out-
put, CLKOUT+ can be disabled by tying CLKOUTto OVDD.
In LVDS mode, the skew-matched clock is output differ-
entially on CLKOUT+ and CLKOUT. These pins must be
differentially terminated by an external 100Ω resistor at
the receiver (FPGA).
SDO2+, SDO2(Pins 19, 20): Channel 2 Serial Data
Output. The conversion result is shifted MSB first on each
falling edge of SCK. In CMOS mode, the result is output
on SDO2+. The logic level is determined by OVDD. Do
not connect SDO2. In LVDS mode, the result is output
differentially on SDO2+ and SDO2. These pins must be
differentially terminated by an external 100Ω resistor at
the receiver (FPGA).
SCK+, SCK(Pins 21, 22): Serial Data Clock Input. The
falling edge of this clock shifts the conversion result MSB
first onto the SDO pins. In CMOS mode, drive SCK+ with
a single-ended clock. The logic level is determined by
OVDD. Do not connect SCK. In LVDS mode, drive SCK+
and SCKwith a differential clock. These pins must be
differentially terminated by an external 100Ω resistor at
the receiver (ADC).
OGND (Pin 23): I/O Ground. This ground must be tied to
the ground plane at a single point. OVDD is bypassed to
this pin.


类似零件编号 - LTC2622

制造商部件名数据表功能描述
logo
Linear Technology
LTC2622 LINER-LTC2622 Datasheet
346Kb / 16P
   Dual 16-/14-/12-Bit Rail-to-Rail DACs in 8-Lead MSOP
LTC2622 LINER-LTC2622 Datasheet
584Kb / 24P
   Dual 12-/10-/8-Bit I2C VOUT DACs with 10ppm/째C Reference
LTC2622 LINER-LTC2622 Datasheet
306Kb / 16P
   Dual 16-/14-/12-Bit Rail-to-Rail DACs in 8-Lead MSOP
LTC2622 LINER-LTC2622 Datasheet
885Kb / 26P
   16-Bit, 5Msps Differential Input ADC with Wide Input Common Mode Range
LTC2622 LINER-LTC2622 Datasheet
1Mb / 32P
   Octal, 12-Bit Sign, 1.5Msps/Ch Simultaneous Sampling ADC
More results

类似说明 - LTC2622

制造商部件名数据表功能描述
logo
Linear Technology
LTC2323-16 LINER-LTC2323-16_15 Datasheet
1Mb / 26P
   Dual, 16-Bit, 5Msps Differential Input ADC with Wide Input Common Mode Range
LTC2311-16 LINER-LTC2311-16 Datasheet
885Kb / 26P
   16-Bit, 5Msps Differential Input ADC with Wide Input Common Mode Range
LTC2323-14 LINER-LTC2323-14_15 Datasheet
1Mb / 24P
   Dual, 14-Bit Sign, 5Msps Differential Input ADC with Wide Input Common Mode Range
LTC2323-12 LINER-LTC2323-12_15 Datasheet
1Mb / 24P
   Dual, 12-Bit Sign, 5Msps Differential Input ADC with Wide Input Common Mode Range
LTC2321-16 LINER-LTC2321-16_15 Datasheet
1,012Kb / 26P
   Dual, 16-Bit, 2Msps Differential Input ADC with Wide Input Common Mode Range
LTC2321-16 LINER-LTC2321-16 Datasheet
2Mb / 26P
   Dual, 16-Bit, 2Msps Differential Input ADC with Wide Input Common Mode Range
LTC2321-14 LINER-LTC2321-14_15 Datasheet
1Mb / 28P
   Dual, 14-Bit Sign, 2Msps Differential Input ADC with Wide Input Common Mode Range
LTC2321-12 LINER-LTC2321-12_15 Datasheet
995Kb / 26P
   Dual, 12-Bit Sign, 2Msps Differential Input ADC with Wide Input Common Mode Range
LTC2348-16 LINER-LTC2348-16 Datasheet
1Mb / 40P
   Octal, 16-Bit, 200ksps Differential 짹10.24V Input SoftSpan ADC with Wide Input Common Mode Range
LTC2345-16 LINER-LTC2345-16 Datasheet
1Mb / 40P
   Octal, 16-Bit, 200ksps Differential SoftSpan ADC with Wide Input Common Mode Range
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com