数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY7C1541KV18 数据表(PDF) 12 Page - Cypress Semiconductor

部件名 CY7C1541KV18
功能描述  72-Mbit QDR짰II SRAM 4-Word BurstArchitecture (2.0 Cycle Read Latency)
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CY7C1541KV18 数据表(HTML) 12 Page - Cypress Semiconductor

Back Button CY7C1541KV18 Datasheet HTML 8Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 9Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 10Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 11Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 12Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 13Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 14Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 15Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 16Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 27 page
background image
CY7C1541KV18, CY7C1556KV18
CY7C1543KV18, CY7C1545KV18
Document Number: 001-15700 Rev. *F
Page 12 of 27
IEEE 1149.1 Serial Boundary Scan (JTAG)
These SRAMs incorporate a serial boundary scan Test Access
Port (TAP) in the FBGA package. This part is fully compliant with
IEEE Standard #1149.1-2001. The TAP operates using JEDEC
standard 1.8V IO logic levels.
Disabling the JTAG Feature
It is possible to operate the SRAM without using the JTAG
feature. To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are inter-
nally pulled up and may be unconnected. They may alternatively
be connected to VDD through a pull up resistor. TDO must be left
unconnected. Upon power up, the device comes up in a reset
state, which does not interfere with the operation of the device.
Test Access Port—Test Clock
The test clock is used only with the TAP controller. All inputs are
captured on the rising edge of TCK. All outputs are driven from
the falling edge of TCK.
Test Mode Select (TMS)
The TMS input is used to give commands to the TAP controller
and is sampled on the rising edge of TCK. This pin may be left
unconnected if the TAP is not used. The pin is pulled up inter-
nally, resulting in a logic HIGH level.
Test Data-In (TDI)
The TDI pin is used to serially input information into the registers
and can be connected to the input of any of the registers. The
register between TDI and TDO is chosen by the instruction that
is loaded into the TAP instruction register. For information on
loading the instruction register, see the TAP Controller State
Diagram on page 14. TDI is internally pulled up and can be
unconnected if the TAP is unused in an application. TDI is
connected to the most significant bit (MSB) on any register.
Test Data-Out (TDO)
The TDO output pin is used to serially clock data out from the
registers. The output is active, depending upon the current state
of the TAP state machine (see Instruction Codes on page 17).
The output changes on the falling edge of TCK. TDO is
connected to the least significant bit (LSB) of any register.
Performing a TAP Reset
A Reset is performed by forcing TMS HIGH (VDD) for five rising
edges of TCK. This Reset does not affect the operation of the
SRAM and can be performed while the SRAM is operating. At
power up, the TAP is reset internally to ensure that TDO comes
up in a High Z state.
TAP Registers
Registers are connected between the TDI and TDO pins to scan
the data in and out of the SRAM test circuitry. Only one register
can be selected at a time through the instruction registers. Data
is serially loaded into the TDI pin on the rising edge of TCK. Data
is output on the TDO pin on the falling edge of TCK.
Instruction Register
Three-bit instructions can be serially loaded into the instruction
register. This register is loaded when it is placed between the TDI
and TDO pins, as shown in TAP Controller Block Diagram on
page 15. Upon power up, the instruction register is loaded with
the IDCODE instruction. It is also loaded with the IDCODE
instruction if the controller is placed in a reset state, as described
in the previous section.
When the TAP controller is in the Capture-IR state, the two least
significant bits are loaded with a binary “01” pattern to allow for
fault isolation of the board level serial test path.
Bypass Register
To save time when serially shifting data through registers, it is
sometimes advantageous to skip certain chips. The bypass
register is a single-bit register that can be placed between TDI
and TDO pins. This enables shifting of data through the SRAM
with minimal delay. The bypass register is set LOW (VSS) when
the BYPASS instruction is executed.
Boundary Scan Register
The boundary scan register is connected to all of the input and
output pins on the SRAM. Several No Connect (NC) pins are also
included in the scan register to reserve pins for higher density
devices.
The boundary scan register is loaded with the contents of the
RAM input and output ring when the TAP controller is in the
Capture-DR state and is then placed between the TDI and TDO
pins when the controller is moved to the Shift-DR state. The
EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can
be used to capture the contents of the input and output ring.
The section Boundary Scan Order on page 18 shows the order
in which the bits are connected. Each bit corresponds to one of
the bumps on the SRAM package. The MSB of the register is
connected to TDI, and the LSB is connected to TDO.
Identification (ID) Register
The ID register is loaded with a vendor-specific, 32-bit code
during the Capture-DR state when the IDCODE command is
loaded in the instruction register. The IDCODE is hardwired into
the SRAM and can be shifted out when the TAP controller is in
the Shift-DR state. The ID register has a vendor code and other
information described in Identification Register Definitions on
page 17.
TAP Instruction Set
Eight different instructions are possible with the three-bit
instruction register. All combinations are listed in Instruction
Codes on page 17. Three of these instructions are listed as
RESERVED and must not be used. The other five instructions
are described in this section in detail.
Instructions are loaded into the TAP controller during the Shift-IR
state when the instruction register is placed between TDI and
TDO. During this state, instructions are shifted through the
instruction register through the TDI and TDO pins. To execute
the instruction after it is shifted in, the TAP controller must be
moved into the Update-IR state.
[+] Feedback


类似零件编号 - CY7C1541KV18

制造商部件名数据表功能描述
logo
Cypress Semiconductor
CY7C1541V18 CYPRESS-CY7C1541V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18 CYPRESS-CY7C1541V18 Datasheet
665Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18-300BZC CYPRESS-CY7C1541V18-300BZC Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18-300BZC CYPRESS-CY7C1541V18-300BZC Datasheet
665Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18-300BZI CYPRESS-CY7C1541V18-300BZI Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
More results

类似说明 - CY7C1541KV18

制造商部件名数据表功能描述
logo
Cypress Semiconductor
CY7C2540KV18 CYPRESS-CY7C2540KV18 Datasheet
835Kb / 26P
   72-Mbit QDR짰II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
CY7C1541V18 CYPRESS-CY7C1541V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18 CYPRESS-CY7C1541V18_08 Datasheet
665Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1546KV18 CYPRESS-CY7C1546KV18 Datasheet
959Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1548KV18 CYPRESS-CY7C1548KV18_12 Datasheet
844Kb / 29P
   72-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1546V18 CYPRESS-CY7C1546V18 Datasheet
1Mb / 27P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1543KV18 CYPRESS-CY7C1543KV18 Datasheet
869Kb / 29P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1561V18 CYPRESS-CY7C1561V18_08 Datasheet
676Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1561V18 CYPRESS-CY7C1561V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1561KV18 CYPRESS-CY7C1561KV18_11 Datasheet
856Kb / 29P
   72-Mbit QDR II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com