数据搜索系统,热门电子元器件搜索 |
|
GS7000-CQT 数据表(PDF) 10 Page - List of Unclassifed Manufacturers |
|
GS7000-CQT 数据表(HTML) 10 Page - List of Unclassifed Manufacturers |
10 / 14 page 522 - 06 - 02 10 Fig. 19 Functional Block Diagram (Transmitter Mode) DIAGRAMS The figure below describes the timing relationship between the outputs of the GS7000 when operating in receiver mode. Fig. 20 Timing Diagram For Parallel Outputs, PCLKOUT and H The figure below describes the relationship between the output parallel clock and the output parallel data. The output parallel clock rising edge is centered on the output data within ±5 ns. Fig. 21 Receiver Parallel Clock Alignment P to S S to P SCRAMBLER NRZI ENCODER DESCRAMBLER TRS DETECTOR NRZI DECODER f/10 PLL MUX SLICER EQUALIZER SIGNAL LOCK DETECT SDO SDO SDI SDI LOCK CD PCLKIN EQ Rx/Tx DIN (0,9) DOUT(0,9) PCLKOUT H C1 C2 10 10 SMPTE SMPTE XXX XXX 3FF 000 000 XXX SAV ID XXX XXX XXX XXX XXX XXX 3FF 000 000 XXX EAV ID XXX XXX PCLKOUT DOUT(n) H ... ... ... 5 ns 5 ns DOUT(n) PCLKOUT WORD CENTER |
类似零件编号 - GS7000-CQT |
|
类似说明 - GS7000-CQT |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |