数据搜索系统,热门电子元器件搜索 |
|
DAC70508Z 数据表(PDF) 6 Page - Texas Instruments |
|
DAC70508Z 数据表(HTML) 6 Page - Texas Instruments |
6 / 53 page 6 DAC80508Z, DAC70508Z, DAC60508Z, DAC80508M, DAC70508M, DAC60508M SLASEL1B – JUNE 2017 – REVISED JANUARY 2018 www.ti.com Product Folder Links: DAC80508Z DAC70508Z DAC60508Z DAC80508M DAC70508M DAC60508M Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. 7.4 Thermal Information THERMAL METRIC(1) DACx0508 UNIT RTE (WQFN) YZF (DSBGA) 16 PINS 16 PINS RθJA Junction-to-ambient thermal resistance 33.3 68.0 °C/W RθJC(top) Junction-to-case (top) thermal resistance 29.5 0.3 °C/W RθJB Junction-to-board thermal resistance 7.3 16.9 °C/W ψJT Junction-to-top characterization parameter 0.2 0.2 °C/W ψJB Junction-to-board characterization parameter 7.4 16.9 °C/W RθJC(bot) Junction-to-case (bottom) thermal resistance 0.9 n/a °C/W (1) Static performance specified with DAC outputs unloaded for all gain options, unless otherwise noted. End point fit between codes. 16- bit: Code 256 to 65280, 14-bit: Code 128 to 16127, 12-bit: Code 16 to 4031 7.5 Electrical Characteristics All minimum and maximum specifications at VDD= 2.7 V to 5.5 V, VIO = 1.7 V to 5.5 V, VREFIN = 1.25 V to 5.5 V, RLOAD = 2 kΩ to GND, CLOAD = 200 pF to GND, digital inputs at VIO or GND, TA = –40°C to 125°C (unless otherwise noted). PARAMETER TEST CONDITIONS MIN TYP MAX UNIT STATIC PERFORMANCE (1) Resolution DAC80508 16 Bits DAC70508 14 DAC60508 12 INL Integral nonlinearity DAC80508 ±0.5 ±1 LSB DAC70508 ±0.5 ±1 DAC60508 ±0.5 ±1 DNL Differential nonlinearity DAC80508. Specified 16-bit monotonic ±0.5 ±1 LSB DAC70508. Specified 14-bit monotonic ±0.5 ±1 DAC60508. Specified 12-bit monotonic ±0.5 ±1 TUE Total unadjusted error Gain = 1 and Gain = 2 ±0.06 ±0.14 %FSR Gain = ½ ±0.1 ±0.2 Offset error WQFN package: Gain = 1, Gain = 2 and Gain = ½. DSBGA package: Gain = 2 ±0.75 ±1.5 mV DSBGA package: Gain = 1 and Gain = ½ ±0.75 ±2.5 Zero-code error DAC code = zero scale 0.5 1.5 mV Full-scale error Gain = 1 and Gain = 2 ±0.075 ±0.14 % FSR Gain = ½ ±0.1 ±0.22 Gain error ±0.05 ±0.14 % FSR Offset error drift ±1 µV/°C Zero-code error drift ±2 µV/°C Full-scale error drift ±2 ppm of FSR/°C Gain error drift ±1 ppm of FSR/°C Output voltage drift over time TA = 25°C, DAC code = midscale, 1600 hours 20 ppm of FSR |
类似零件编号 - DAC70508Z |
|
类似说明 - DAC70508Z |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |