数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7715ANZ-5 数据表(PDF) 11 Page - Analog Devices

部件名 AD7715ANZ-5
功能描述  16-Bit, Sigma-Delta ADC
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7715ANZ-5 数据表(HTML) 11 Page - Analog Devices

Back Button AD7715ANZ-5 Datasheet HTML 7Page - Analog Devices AD7715ANZ-5 Datasheet HTML 8Page - Analog Devices AD7715ANZ-5 Datasheet HTML 9Page - Analog Devices AD7715ANZ-5 Datasheet HTML 10Page - Analog Devices AD7715ANZ-5 Datasheet HTML 11Page - Analog Devices AD7715ANZ-5 Datasheet HTML 12Page - Analog Devices AD7715ANZ-5 Datasheet HTML 13Page - Analog Devices AD7715ANZ-5 Datasheet HTML 14Page - Analog Devices AD7715ANZ-5 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 41 page
background image
AD7715
Data Sheet
Rev. E | Page 10 of 40
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
14
13
12
11
16
15
10
9
8
1
2
3
4
7
6
5
TOP VIEW
(Not to Scale)
AD7715
SCLK
DOUT
DIN
DVDD
DGND
MCLK IN
MCLK OUT
CS
REF IN(+)
AGND
DRDY
RESET
AVDD
AIN(+)
AIN(–)
REF IN(–)
Figure 3. Pin Configuration
Table 6. Pin Function Descriptions
Pin
No.
Mnemonic
Description
1
SCLK
Serial Clock. Logic input. An external serial clock is applied to this input to access serial data from the AD7715. This
serial clock can be a continuous clock with all data transmitted in a continuous train of pulses. Alternatively, it can be a
noncontinuous clock with the information being transmitted to the AD7715 in smaller batches of data.
2
MCLK IN
Master Clock Signal for the Device. This can be provided in the form of a crystal/resonator or external clock. A
crystal/resonator can be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN pin can be driven
with a CMOS-compatible clock and MCLK OUT left unconnected. The part is specified with clock input frequencies of
both 1 MHz and 2.4576 MHz.
3
MCLK OUT
When the master clock for the device is a crystal/resonator, the crystal/resonator is connected between MCLK IN and
MCLK OUT. If an external clock is applied to MCLK IN, MCLK OUT provides an inverted clock signal. This clock can be
used to provide a clock source for external circuitry.
4
CS
Chip Select. Active low logic input used to select the AD7715. With this input hardwired low, the AD7715 can operate
in its three-wire interface mode with SCLK, DIN, and DOUT used to interface to the device. CS can be used to select
the device in systems with more than one device on the serial bus or as a frame synchronization signal in
communicating with the AD7715.
5
RESET
Logic Input. Active low input which resets the control logic, interface logic, calibration coefficients, digital filter, and
analog modulator of the part to power-on status.
6
AVDD
Analog Positive Supply Voltage, 3.3 V nominal (AD7715-3) or 5 V nominal (AD7715-5).
7
AIN(+)
Analog Input. Positive input of the programmable gain differential analog input to the AD7715.
8
AIN(−)
Analog Input. Negative input of the programmable gain differential analog input to the AD7715.
9
REF IN(+)
Reference Input. Positive input of the differential reference input to the AD7715. The reference input is differential
with the provision that REF IN(+) must be greater than REF IN(–). REF IN(+) can lie anywhere between AVDD and AGND.
10
REF IN(−)
Reference Input. Negative input of the differential reference input to the AD7715. The REF IN(−) can lie anywhere
between AVDD and AGND provided REF IN(+) is greater than REF IN(–).
11
AGND
Ground Reference Point for Analog Circuitry. For correct operation of the AD7715, no voltage on any of the other pins
should go more than 30 mV negative with respect to AGND.
12
DRDY
Logic Output. A logic low on this output indicates that a new output word is available from the AD7715 data register.
The DRDY pin returns high upon completion of a read operation of a full output word. If no data read has taken place
between output updates, the DRDY line returns high for 500 × tCLK IN cycles prior to the next output update. While
DRDY is high, a read operation should not be attempted or in progress to avoid reading from the data register as it is
being updated. The DRDY line returns low again when the update has taken place. DRDY is also used to indicate when
the AD7715 has completed its on-chip calibration sequence.
13
DOUT
Serial data output with serial data being read from the output shift register on the part. This output shift register can
contain information from the setup register, communications register or data register depending on the register
selection bits of the communications register.
14
DIN
Serial data input with serial data being written to the input shift register on the part. Data from this input shift register
is transferred to the setup register or communications register depending on the register selection bits of the
communications register.
15
DVDD
Digital Supply Voltage, 3.3 V or 5 V nominal.
16
DGND
Ground reference point for digital circuitry.


类似零件编号 - AD7715ANZ-5

制造商部件名数据表功能描述
logo
Analog Devices
AD7715ANZ-5 AD-AD7715ANZ-5 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715ANZ-51 AD-AD7715ANZ-51 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
More results

类似说明 - AD7715ANZ-5

制造商部件名数据表功能描述
logo
Analog Devices
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
ADUM7703 AD-ADUM7703_V01 Datasheet
353Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
Rev. A
ADUM7703 AD-ADUM7703 Datasheet
351Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
AD7707 AD-AD7707_15 Datasheet
693Kb / 52P
   3-Channel 16-Bit, Sigma-Delta ADC
REV. B
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7707 AD-AD7707_17 Datasheet
775Kb / 53P
   3-Channel 16-Bit, Sigma-Delta ADC
logo
Core Technology (Shenzh...
CS1180 CHIPSEA-CS1180 Datasheet
757Kb / 30P
   20-bit Sigma-Delta ADC
logo
Analog Devices
AD7721 AD-AD7721 Datasheet
259Kb / 16P
   CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC
REV. A
AD7722 AD-AD7722 Datasheet
526Kb / 24P
   16-Bit, 195 kSPS CMOS, Sigma-Delta ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com