数据搜索系统,热门电子元器件搜索 |
|
ST20190 数据表(PDF) 2 Page - STMicroelectronics |
|
ST20190 数据表(HTML) 2 Page - STMicroelectronics |
2 / 7 page ST20190 2/7 plementation risks. The data interface is implemented as an ATM Utopia interface. A HW/FW command and control interface (CtrlE) to communicate with external management entities, is directly provided, with- out need for glue logic. The chipset employs Discrete Multi-Tone modulation as specified in ANSI T1.413. It also supports ETSI TS 101 388 and ITU standards G.992.1 (G.dmt) including Annex A, B and C; G.992.2 (G.lite) annex A, B and C; G.992.3 (ADSL2) including Annex A, B, C, I, J and L; G.992.5 (G.ADSL+) including Annex A, B, C, I, J and Annex L. Flexible bit assignment is foreseen to support ADSL overlay over POTS and ISDN but also All Digital loop and overlapping spectra. Additional Reed-Solomon forward error correction with optional interleaving pro- vides maximum noise immunity. 4 THE MODEM ENVIRONMENT An integrated ADSL-compatible line driver is used to drive the telephone twisted pair, and a POTS/ISDN splitter or adequate distributed filtering is required to split the baseband analogue telephone or ISDN sig- nal from the modulated ADSL signal. In G.Lite mode, the splitter can be removed and replaced by distrib- uted POTS filters. Brief characteristics of the system are given in Section 6. The bit rate can be varied in steps of 32 kbits/s in ADSL and in steps of 1 kbit/s in ADSL2/ADSL+ mode. Figure 2. Utopia Chipset Block Diagram 5 CHIPSET FUNCTIONS The functions performed by each IC are as follows: 5.1 ST20184 This CMOS IC contains the analogue functions required in the transceiver. In order to cope with the high attenuation of the line and in order to maintain an acceptable noise level of the signal, Programmable gain amplifiers have been implemented at the analogue front of the transmission and reception paths. In Re- ception, the signal goes through a LNA, a high pass filter to eliminate echo and LNA before a low pass filter for anti-aliasing. The AD and DA converters provide 14-bit resolution at 2.2 MHz sampling rate. Finally, for the transmission part, the control of the external hybrid driver is done by a highly integrated linear line driver. Line - DMT Modem - ATM framer - Microcontroller ST20196 ST20184 Analog Front End ~ ~ Utopia I or II Management Entity ATM SDRAM flash EPROM (Optional) Control CtrlE |
类似零件编号 - ST20190 |
|
类似说明 - ST20190 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |