数据搜索系统,热门电子元器件搜索 |
|
AD5392BCP-3-REEL 数据表(PDF) 9 Page - Analog Devices |
|
AD5392BCP-3-REEL 数据表(HTML) 9 Page - Analog Devices |
9 / 44 page AD5390/AD5391/AD5392 Rev. A | Page 9 of 44 AD5390-3/AD5391-3/AD5392-3 AC CHARACTERISTICS AVDD = 2.7 V to 3.6 V; DVDD = 2.7 V to 5.5 V; AGND = DGND = 0 V; CL = 200 pF to AGND. Table 5. AD5390-3/AD5391-3/AD5392-3 AC Characteristics1 Parameter All Unit Test Conditions/Comments DYNAMIC PERFORMANCE Output Voltage Settling Time AD5390/AD5392 8 µs typ ¼ scale to ¾ scale change settling to ±1 LSB. 10 µs max AD5391 6 µs typ ¼ scale to ¾ scale change settling to ±1 LSB. 8 µs max Slew Rate2 3 V/µs typ Boost mode on. 2 V/µs typ Boost mode off. Digital-to-Analog Glitch Energy 12 nV-s typ Glitch Impulse Peak Amplitude 15 mV typ Channel-to-Channel Isolation 100 dB typ See Terminology section. DAC-to-DAC Crosstalk 1 nV-s typ See Terminology section. Digital Crosstalk 0.8 nV-s typ Digital Feedthrough 0.1 nV-s typ Effect of input bus activity on DAC output under test. OUTPUT NOISE (0.1 Hz to 10 Hz) 15 µV p-p typ External reference midscale loaded to DAC. 40 µV p-p typ Internal reference midscale loaded to DAC. Output Noise Spectral Density @ 1 kHz 150 nV/(Hz)1/2 typ @ 10 kHz 100 nV/(Hz)1/2 typ 1 Guaranteed by design and characterization, not production tested. 2 The slew rate can be programmed via the current boost control bit in the AD539x control registers. |
类似零件编号 - AD5392BCP-3-REEL |
|
类似说明 - AD5392BCP-3-REEL |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |