数据搜索系统,热门电子元器件搜索 |
|
AD7732BRU 数据表(PDF) 5 Page - Analog Devices |
|
AD7732BRU 数据表(HTML) 5 Page - Analog Devices |
5 / 32 page AD7732 Rev. 0 | Page 5 of 32 Parameter Min Typ Max Unit Test Conditions/Comments DVDD Current (Normal Mode) 14 1.0 1.5 mA DVDD = 3 V Power Dissipation (Normal Mode) 14 85 100 mW AVDD+DVDD Current (Standby Mode)15 140 µA Power Dissipation (Standby Mode)15 750 µW 1 Specifications are not production tested but guaranteed by design and/or characterization data at initial product release. 2 See Typical Performance Characteristics. 3 VCM = Common-Mode Voltage = 0 V. 4 Specifications before calibration. Channel system calibration reduces these errors to the order of the noise. 5 Applies after the zero-scale and full-scale calibration. The negative full-scale error represents the remaining error after removing the offset and gain error. 6 ADC zero-scale self-calibration reduces this error to ±10 mV. Channel zero-scale system calibration reduces this error to the order of the noise. 7 For specified performance. The output data span corresponds to the specified nominal input voltage range. The ADC is functional outside the nominal input voltage range, but the performance might degrade. Outside the nominal input voltage range, the OVR bit in the channel status register is set and the channel data register value depends on the CLAMP bit in the mode register. See the register and circuit descriptions for more details. 8 The AIN absolute voltage of ±16.5 V applies for a nominal VBIAS voltage of +2.5 V. By configuring the BIAS and RA to RD pins differently, the part will work with higher AIN absolute voltages as long as the internal voltage seen by the multiplexer and the input buffer is within 200 mV to AVDD – 300 mV. Absolute voltage for the AIN, BIAS, and RA to RD pins must never exceed the values specified in the Absolute Maximum Ratings. 9 Pin impedance is from the pin to the internal node. In normal circuit configuration, the analog input total impedance is typically 108.5 kΩ + 15.5 kΩ = 124 kΩ. 10 For specified performance. Part is functional with lower VREF. 11 Dynamic current charging the sigma-delta modulator input switching capacitor. 12 Outside the specified calibration range, calibration is possible but the performance may degrade. 13 These logic output levels apply to the MCLK OUT output when it is loaded with a single CMOS load. 14 With external MCLK, MCLKOUT is disabled (the CLKDIS bit is set in the m ode register). 15 External MCLKIN = 0 V or DVDD, Digital Inputs = 0 V or DVDD, and P0 and P1 = 0 V or AVDD. |
类似零件编号 - AD7732BRU |
|
类似说明 - AD7732BRU |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |