数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9200JRS 数据表(PDF) 10 Page - Analog Devices

部件名 AD9200JRS
功能描述  CMOS A/D Converter
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9200JRS 数据表(HTML) 10 Page - Analog Devices

Back Button AD9200JRS Datasheet HTML 6Page - Analog Devices AD9200JRS Datasheet HTML 7Page - Analog Devices AD9200JRS Datasheet HTML 8Page - Analog Devices AD9200JRS Datasheet HTML 9Page - Analog Devices AD9200JRS Datasheet HTML 10Page - Analog Devices AD9200JRS Datasheet HTML 11Page - Analog Devices AD9200JRS Datasheet HTML 12Page - Analog Devices AD9200JRS Datasheet HTML 13Page - Analog Devices AD9200JRS Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 25 page
background image
AD9200
–9–
REV. E
SUMMARY OF MODES
VOLTAGE REFERENCE
1 V Mode the internal reference may be set to 1 V by connect-
ing REFSENSE and VREF together.
2 V Mode the internal reference my be set to 2 V by connecting
REFSENSE to analog ground
External Divider Mode the internal reference may be set to a
point between 1 V and 2 V by adding external resistors. See
Figure 16f.
External Reference Mode enables the user to apply an exter-
nal reference to REFTS, REFBS and VREF pins. This mode
is attained by tying REFSENSE to VDD.
REFERENCE BUFFER
Center Span Mode midscale is set by shorting REFTS and
REFBS together and applying the midscale voltage to that point
The MODE pin is set to AVDD/2. The analog input will swing
about that midscale point.
Top/Bottom Mode sets the input range between two points.
The two points are between 1 V and 2 V apart. The Top/Bottom
Mode is enabled by tying the MODE pin to AVDD.
ANALOG INPUT
Differential Mode is attained by driving the AIN pin as one
differential input and shorting REFTS and REFBS together and
driving them as the second differential input. The MODE pin
is tied to AVDD/2. Preferred mode for optimal distortion
performance.
Single-Ended is attained by driving the AIN pin while the
REFTS and REFBS pins are held at dc points. The MODE pin is
tied to AVDD.
Single-Ended/Clamped (AC Coupled) the input may be
clamped to some dc level by ac coupling the input. This is done
by tying the CLAMPIN to some dc point and applying a pulse
to the CLAMP pin. MODE pin is tied to AVDD.
SPECIAL
AD876 Mode enables users of the AD876 to drop the AD9200
into their socket. This mode is attained by floating or grounding
the MODE pin.
INPUT AND REFERENCE OVERVIEW
Figure 16, a simplified model of the AD9200, highlights the
relationship between the analog input, AIN, and the reference
voltages, REFTS, REFBS and VREF. Like the voltages applied
to the resistor ladder in a flash A/D converter, REFTS and
REFBS define the maximum and minimum input voltages to
the A/D.
The input stage is normally configured for single-ended opera-
tion, but allows for differential operation by shorting REFTS
and REFBS together to be used as the second input.
SHA
AIN
REFTS
REFBS
A/D
CORE
AD9200
Figure 15. AD9200 Equivalent Functional Input Circuit
In single-ended operation, the input spans the range,
REFBS
≤ AIN ≤ REFTS
where REFBS can be connected to GND and REFTS con-
nected to VREF. If the user requires a different reference range,
REFBS and REFTS can be driven to any voltage within the
power supply rails, so long as the difference between the two is
between 1 V and 2 V.
In differential operation, REFTS and REFBS are shorted to-
gether, and the input span is set by VREF,
(REFTS – VREF/2)
≤ AIN ≤ (REFTS + VREF/2)
where VREF is determined by the internal reference or brought
in externally by the user.
The best noise performance may be obtained by operating the
AD9200 with a 2 V input range. The best distortion perfor-
mance may be obtained by operating the AD9200 with a 1 V
input range.
REFERENCE OPERATION
The AD9200 can be configured in a variety of reference topolo-
gies. The simplest configuration is to use the AD9200’s onboard
bandgap reference, which provides a pin-strappable option to
generate either a 1 V or 2 V output. If the user desires a refer-
ence voltage other than those two, an external resistor divider
can be connected between VREF, REFSENSE and analog
ground to generate a potential anywhere between 1 V and 2 V.
Another alternative is to use an external reference for designs
requiring enhanced accuracy and/or drift performance. A
third alternative is to bring in top and bottom references,
bypassing VREF altogether.
Figures 16d, 16e and 16f illustrate the reference and input ar-
chitecture of the AD9200. In tailoring a desired arrangement,
the user can select an input configuration to match drive circuit.
Then, moving to the reference modes at the bottom of the
figure, select a reference circuit to accommodate the offset and
amplitude of a full-scale signal.
Table I outlines pin configurations to match user requirements.


类似零件编号 - AD9200JRS

制造商部件名数据表功能描述
logo
Analog Devices
AD9200JRS AD-AD9200JRS Datasheet
338Kb / 24P
   Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
REV. E
AD9200JRSRL AD-AD9200JRSRL Datasheet
338Kb / 24P
   Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
REV. E
More results

类似说明 - AD9200JRS

制造商部件名数据表功能描述
logo
Analog Devices
AD9280 AD-AD9280_17 Datasheet
438Kb / 25P
   CMOS A/D Converter
AD876 AD-AD876_17 Datasheet
370Kb / 17P
   CMOS A/D Converter
AD7118 AD-AD7118_15 Datasheet
194Kb / 6P
   CMOS Logarithmic D/A Converter
REV. A
logo
Nippon Precision Circui...
SM6103 NPC-SM6103 Datasheet
272Kb / 9P
   CMOS 8-bit A/D Converter
logo
Analog Devices
AD7118 AD-AD7118 Datasheet
197Kb / 6P
   LOGDAC CMOS Logarithmic D/A Converter
REV. A
logo
Maxim Integrated Produc...
MX7523 MAXIM-MX7523 Datasheet
134Kb / 4P
   CMOS 8Bit Multiplying D/a Converter
1995
logo
Intersil Corporation
CDP68HC68A2 INTERSIL-CDP68HC68A2 Datasheet
87Kb / 14P
   CMOS Serial 10-Bit A/D Converter
July 1998
logo
Analog Devices
DAC8800 AD-DAC8800_15 Datasheet
311Kb / 16P
   Octal 8 Bit CMOS D/A Converter
logo
Intersil Corporation
HI3338 INTERSIL-HI3338_04 Datasheet
267Kb / 9P
   8-Bit, CMOS R2R D/A Converter
HI3338 INTERSIL-HI3338 Datasheet
60Kb / 8P
   8-Bit, CMOS R2R D/A Converter
August 1997
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com