数据搜索系统,热门电子元器件搜索 |
|
GS81314LQ36GK-133I 数据表(PDF) 2 Page - GSI Technology |
|
GS81314LQ36GK-133I 数据表(HTML) 2 Page - GSI Technology |
2 / 40 page GS81314LQ18/36GK-133/120/106 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.09 5/2016 2/40 © 2014, GSI Technology 8M x 18 Pinout (Top View) 1 2 3 4 5 6 7 8 9 10 11 12 13 A VDD VDDQ VDD VDDQ NC (RSVD) MCH (CFG) MRW ZQ PZT1 VDDQ VDD VDDQ VDD B VSS NUO VSS NUI MCL MCL (B4M) NC (RSVD) MCH (SIOM) PZT0 D0 VSS Q0 VSS C Q17 VDDQ D17 VDDQ VSS SA13 VDD SA14 VSS VDDQ NUI VDDQ NUO D VSS NUO VSS NUI SA19 VDDQ NC (288 Mb) VDDQ SA20 D1 VSS Q1 VSS E Q16 VDDQ D16 VDD VSS SA11 VSS SA12 VSS VDD NUI VDDQ NUO F VSS NUO VSS NUI SA17 VDD VDDQ VDD SA18 D2 VSS Q2 VSS G Q15 NUO D15 NUI VSS SA9 MZT1 SA10 VSS D3 NUI Q3 NUO H Q14 VDDQ D14 VDDQ SA15 VDDQ W VDDQ SA16 VDDQ NUI VDDQ NUO J VSS NUO VSS NUI VSS SA7 VSS SA8 VSS D4 VSS Q4 VSS K CQ1 VDDQ VREF VDD KD1 VDD CK VDD KD0 VDD VREF VDDQ CQ0 L CQ1 VSS QVLD1 Vss KD1 VDDQ CK VDDQ KD0 VSS QVLD0 VSS CQ0 M VSS Q13 VSS D13 VSS SA5 VSS SA6 VSS NUI VSS NUO VSS N NUO VDDQ NUI VDDQ PLL VDDQ R VDDQ MCL VDDQ D5 VDDQ Q5 P NUO Q12 NUI D12 VSS SA3 MZT0 SA4 VSS NUI D6 NUO Q6 R VSS Q11 VSS D11 MCH VDD VDDQ VDD RST NUI VSS NUO VSS T NUO VDDQ NUI VDD VSS SA1 VSS SA2 VSS VDD D7 VDDQ Q7 U VSS Q10 VSS D10 NC (576 Mb) VDDQ NC (RSVD) VDDQ NC (1152 Mb) NUI VSS NUO VSS V NUO VDDQ NUI VDDQ VSS SA21 (x18) VDD SA0 (B2) VSS VDDQ D8 VDDQ Q8 W VSS Q9 VSS D9 TCK MCL RCS MCL TMS NUI VSS NUO VSS Y VDD VDDQ VDD VDDQ TDO ZT NC (RSVD) MCL TDI VDDQ VDD VDDQ VDD Notes: 1. Pins 5B, 6W, 8W, 8Y, and 9N must be tied Low in this device. 2. Pin 5R must be tied High in this device. 3. Pin 6A is defined as mode pin CFG in the pinout standard. It must be tied High in this device to select x18 configuration. 4. Pin 6B is defined as mode pin B4M in the pinout standard. It must be tied Low in this device to select Burst-of-2 configuration. 5. Pin 8B is defined as mode pin SIOM in the pinout standard. It must be tied High in this device to select Separate I/O configuration. 6. Pin 6V is defined as address pin SA for x18 devices. It is used in this device. 7. Pin 8V is defined as address pin SA for B2 devices. It is used in this device. 8. Pin 7D is reserved as address pin SA for 288 Mb devices. It is a true no connect in this device. 9. Pin 5U is reserved as address pin SA for 576 Mb devices. It is a true no connect in this device. 10. Pin 9U is reserved as address pin SA for 1152 Mb devices. It is a true no connect in this device. |
类似零件编号 - GS81314LQ36GK-133I |
|
类似说明 - GS81314LQ36GK-133I |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |