数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS82582Q18GE-250I 数据表(PDF) 10 Page - GSI Technology

部件名 GS82582Q18GE-250I
功能描述  288Mb SigmaQuad-IITM Burst of 2 SRAM
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GSI [GSI Technology]
网页  http://www.gsitechnology.com
标志 GSI - GSI Technology

GS82582Q18GE-250I 数据表(HTML) 10 Page - GSI Technology

Back Button GS82582Q18GE-250I Datasheet HTML 6Page - GSI Technology GS82582Q18GE-250I Datasheet HTML 7Page - GSI Technology GS82582Q18GE-250I Datasheet HTML 8Page - GSI Technology GS82582Q18GE-250I Datasheet HTML 9Page - GSI Technology GS82582Q18GE-250I Datasheet HTML 10Page - GSI Technology GS82582Q18GE-250I Datasheet HTML 11Page - GSI Technology GS82582Q18GE-250I Datasheet HTML 12Page - GSI Technology GS82582Q18GE-250I Datasheet HTML 13Page - GSI Technology GS82582Q18GE-250I Datasheet HTML 14Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
GS82582Q18/36GE-357/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2016
10/31
© 2012, GSI Technology
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
 and 350. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
Power-Up Initialization
After power-up, stable input clocks must be applied to the device for 20
s prior to issuing read and write commands. See the tKInit
timing parameter in the AC Electrical Characteristics section.
Note:
The tKInit requirement is independent of the tLock requirement, which specifies how many cycles of stable input clocks (2048)
must be applied after the Doff pin has been driven High in order to ensure that the DLL locks properly (and the DLL must lock
properly before issuing read and write commands). However, tKInit is greater than tKLock, even at the slowest permitted cycle time
of 8.4 ns (2048*8.4 ns = 17.2
s). Consequently, the 20 s associated with tKInit is sufficient to cover the tKLock requirement at
power-up if the Doff pin is driven High prior to the start of the 20
s period.
Also, tKInit only needs to be met once, immediately after power-up, whereas tKLock must be met any time the DLL is disabled/reset
(whether by toggling Doff Low or by stopping K clocks for > 30 ns).
SigmaQuad-II B2 Coherency and Pass Through Functions
Because the SigmaQuad-II B2 read and write commands are loaded at the same time, there may be some confusion over what
constitutes “coherent” operation. Normally, one would expect a RAM to produce the just-written data when it is read immediately
after a write. This is true of the SigmaQuad-II B2 except in one case, as is illustrated in the following diagram. If the user holds the
same address value in a given K clock cycle, loading the same address as a read address and then as a matching write address, the
SigmaQuad-II B2 will read or “Pass-thru” the latest data input, rather than the data from the previously completed write operation.


类似零件编号 - GS82582Q18GE-250I

制造商部件名数据表功能描述
logo
GSI Technology
GS82582Q18GE-250I GSI-GS82582Q18GE-250I Datasheet
484Kb / 32P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
More results

类似说明 - GS82582Q18GE-250I

制造商部件名数据表功能描述
logo
GSI Technology
GS82582Q36GE-333I GSI-GS82582Q36GE-333I Datasheet
484Kb / 32P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
GS82582Q18E-250I GSI-GS82582Q18E-250I Datasheet
625Kb / 31P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
GS82582D36E-375 GSI-GS82582D36E-375 Datasheet
529Kb / 30P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582D18GE-333I GSI-GS82582D18GE-333I Datasheet
529Kb / 30P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582D36E-250 GSI-GS82582D36E-250 Datasheet
529Kb / 30P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342Q09BD-300I GSI-GS8342Q09BD-300I Datasheet
666Kb / 34P
   36Mb SigmaQuad-IITM Burst of 2 SRAM
GS8182Q18BD-300M GSI-GS8182Q18BD-300M Datasheet
446Kb / 35P
   18Mb SigmaQuad-IITM Burst of 2 SRAM
GS8182Q36BGD-167 GSI-GS8182Q36BGD-167 Datasheet
738Kb / 36P
   18Mb SigmaQuad-IITM Burst of 2 SRAM
GS8342Q36BD-333I GSI-GS8342Q36BD-333I Datasheet
666Kb / 34P
   36Mb SigmaQuad-IITM Burst of 2 SRAM
GS82583EQ18 GSI-GS82583EQ18 Datasheet
358Kb / 26P
   288Mb SigmaQuad-IIIe??Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com