数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS8662QT07BGD-200 数据表(PDF) 8 Page - GSI Technology

部件名 GS8662QT07BGD-200
功能描述  72Mb SigmaQuad-IITM Burst of 2 SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GSI [GSI Technology]
网页  http://www.gsitechnology.com
标志 GSI - GSI Technology

GS8662QT07BGD-200 数据表(HTML) 8 Page - GSI Technology

Back Button GS8662QT07BGD-200 Datasheet HTML 4Page - GSI Technology GS8662QT07BGD-200 Datasheet HTML 5Page - GSI Technology GS8662QT07BGD-200 Datasheet HTML 6Page - GSI Technology GS8662QT07BGD-200 Datasheet HTML 7Page - GSI Technology GS8662QT07BGD-200 Datasheet HTML 8Page - GSI Technology GS8662QT07BGD-200 Datasheet HTML 9Page - GSI Technology GS8662QT07BGD-200 Datasheet HTML 10Page - GSI Technology GS8662QT07BGD-200 Datasheet HTML 11Page - GSI Technology GS8662QT07BGD-200 Datasheet HTML 12Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 29 page
background image
GS8662QT07/10/19/37BD-357/333/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00a 11/2011
8/28
© 2011, GSI Technology
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaQuad-II+ SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
V
SS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
Ω and 350Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
Input Termination Impedance Control
These SigmaQuad-II+ SRAMs are supplied with programmable input termination on Data (D), Byte Write (BW), and Clock (K,K)
input receivers. The input termination is always enabled, and the impedance is programmed via the same RQ resistor (connected
between the ZQ pin and VSS) used to program output driver impedance, in conjuction with the ODT pin (6R). When the ODT pin
is tied Low, input termination is "strong" (i.e., low impedance), and is nominally equal to RQ*0.3 Thevenin-equivalent when RQ is
between 175Ω and 350Ω. When the ODT pin is tied High (or left floating—the pin has a small pull-up resistor), input termination
is "weak" (i.e., high impedance), and is nominally equal to RQ*0.6 Thevenin-equivalent when RQ is between 175Ω and 250Ω.
Periodic readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same
manner as for driver impedance (see above).
Note:
D, BW, K, K inputs should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are
tri-stated, the input termination will pull the signal to VDDQ/2 (i.e., to the switch point of the diff-amp receiver), which could cause
the receiver to enter a meta-stable state, resulting in the receiver consuming more power than it normally would. This could result
in the device’s operating currents being higher.
Separate I/O SigmaQuad-II B2 SigmaQuad-II SRAM Read Truth Table
A
R
Output Next State
Q
Q
K
(tn)
K
(tn)
K
(tn)
K
(tn+2)
K
(tn+2½)
X
1
Deselect
Hi-Z
Hi-Z
V
0
Read
Q0
Q1
Notes:
1. X = Don’t Care, 1 = High, 0 = Low, V = Valid.
2. R is evaluated on the rising edge of K.
3. Q0 and Q1 are the first and second data output transfers in a read.


类似零件编号 - GS8662QT07BGD-200

制造商部件名数据表功能描述
logo
GSI Technology
GS8662QT07BGD-250I GSI-GS8662QT07BGD-250I Datasheet
501Kb / 28P
   JEDEC-standard pinout and package
More results

类似说明 - GS8662QT07BGD-200

制造商部件名数据表功能描述
logo
GSI Technology
GS8662Q37BD-333 GSI-GS8662Q37BD-333 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q19BD-357 GSI-GS8662Q19BD-357 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q19BGD-250I GSI-GS8662Q19BGD-250I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662QT37BGD-333 GSI-GS8662QT37BGD-333 Datasheet
501Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662QT37BGD-250I GSI-GS8662QT37BGD-250I Datasheet
501Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BGD-250I GSI-GS8662Q07BGD-250I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BGD-333I GSI-GS8662Q07BGD-333I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q10BGD-200 GSI-GS8662Q10BGD-200 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BD-357 GSI-GS8662Q07BD-357 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q10BGD-250 GSI-GS8662Q10BGD-250 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662QT37BD-250I GSI-GS8662QT37BD-250I Datasheet
501Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com