数据搜索系统,热门电子元器件搜索 |
|
74LVT162374 数据表(PDF) 10 Page - NXP Semiconductors |
|
74LVT162374 数据表(HTML) 10 Page - NXP Semiconductors |
10 / 17 page 9397 750 14401 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Product data sheet Rev. 03 — 17 January 2005 10 of 17 Philips Semiconductors 74LVT162374 3.3 V 16-bit edge-triggered D-type flip-flop 12. Waveforms VM = 1.5 V; VI = GND to 3.0 V. VOL and VOH are typical voltage output drop that occur with the output load. Fig 6. Propagation delay clock input to output, clock pulse width and maximum clock frequency VM = 1.5 V; VI = GND to 3.0 V. VOH is typical voltage output drop that occur with the output load. Fig 7. 3-state output enable time to HIGH-level and output disable time from HIGH-level VM = 1.5 V; VI = GND to 3.0 V. VOL is typical voltage output drop that occur with the output load. Fig 8. 3-state output enable time to LOW-level and output disable time from LOW-level 001aac373 tPHL tPLH tW(H) tW(L) 1/fmax VM VM VM VM VM nCP nQn 0 V 2.7 V VOH VOL nQn 001aac374 nOE VM tPZH tPHZ 0 V VOH − 0.3 V VM VM VOH 2.7 V 001aac375 tPZL tPLZ VOL + 0.3 V VM VM VM VOL 2.7 V 3.0 V nQn nOE |
类似零件编号 - 74LVT162374 |
|
类似说明 - 74LVT162374 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |