 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
HT82M9BEE 数据表(PDF) 12 Page - Holtek Semiconductor Inc |
|
||||||||||||||||||||||||||||||
HT82M9BEE 数据表(HTML) 12 Page - Holtek Semiconductor Inc |
|
|
12 / 44 page  HT82M9BEE/HT82M9BAE Rev. 1.50 12 December 22, 2008 logic. The high nibble and bit 3 of the WDTS are re- served for user defined flags, which can only be set to ²10000² (WDTS.7~WDTS.3). If the device operates in a noisy environment, using the on-chip 32kHz RC oscillator (WDT OSC) is strongly rec- ommended, since the HALT will stop the system clock. WS2 WS1 WS0 Division Ratio 000 1:1 001 1:2 010 1:4 011 1:8 1 0 0 1:16 1 0 1 1:32 1 1 0 1:64 1 1 1 1:128 WDTS (09H) Register The WDT overflow under normal operation will initialize a ²chip reset² and set the status bit ²TO². But in the HALT mode, the overflow will initialize a ²warm reset² and only the program counter and SP are reset to zero. To clear the contents of the WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a ²HALT² in- struction. The software instruction include ²CLR WDT² and the other set -²CLR WDT1² and ²CLR WDT2².Of these two types of instruction, only one can be active de- pending on the ROM code option -²CLR WDT times se- lection option ².Ifthe ²CLR WDT² is selected (i.e. CLRWDT times is equal to one), any execution of the ²CLR WDT² instruction will clear the WDT. In the case that ²CLR WDT² and ²CLR WDT² are chosen (i.e. CLRWDT times is equal to two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out. Power Down Operation - HALT The HALT mode is initialized by the ²HALT² instruction and results in the following: · The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is se- lected). · The contents of the on-chip RAM and registers remain unchanged. · The WDT and WDT prescaler will be cleared and re- counted again (if the WDT clock is from the WDT os- cillator). · All of the I/O ports remain in their original status. · The PDF flag is set and the TO flag is cleared. The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge sig- nal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow per- forms a ²warm reset². After the TO and PDF flags are examined, the cause for chip reset can be determined. The PDF flag is cleared by a system power-up or exe- cuting the ²CLR WDT² instruction and is set when exe- cuting the ²HALT² instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and SP; the others remain in their original status. The port A wake-up and interrupt methods can be con- sidered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by mask option. Awakening from an I/O port stim- ulus, the program will resume execution of the next in- struction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the inter- rupt is enabled but the stack is full, the program will re- sume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt re- sponse takes place. If an interrupt request flag is set to ²1² before entering the HALT mode, the wake-up func- tion of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 tSYS (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished. To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. Reset There are four ways in which a reset can occur: · RES reset during normal operation · RES reset during HALT · WDT time-out reset during normal operation · USB reset The WDT time-out during HALT is different from other chip reset conditions, since it can perform a ²warm re - set ² that resets only the program counterand SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the ²initial condition² when the re- set conditions are met. By examining the PDF and TO flags, the program can distinguish between different ²chip resets². |
类似零件编号 - HT82M9BEE_08 |
|
类似说明 - HT82M9BEE_08 |
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
