2

TPA3113D2

SLOS650F – AUGUST 2009 – REVISED JUNE 2016

www.ti.com

Product Folder Links: TPA3113D2

Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated

Table of Contents

1

Features .................................................................. 1

2

Applications ........................................................... 1

3

Description ............................................................. 1

4

Revision History..................................................... 2

5

Pin Configuration and Functions ......................... 4

6

Specifications......................................................... 5

6.1

Absolute Maximum Ratings ...................................... 5

6.2

ESD Ratings.............................................................. 5

6.3

Recommended Operating Conditions ....................... 6

6.4

Thermal Information .................................................. 6

6.5

6.6

6.7

6.8

6.9

Typical Characteristics .............................................. 8

7

Detailed Description ............................................ 13

7.1

Overview ................................................................. 13

7.2

Functional Block Diagram ....................................... 14

7.3

Feature Description................................................. 14

7.4

Device Functional Modes........................................ 17

8

Application and Implementation ........................ 18

8.1

Application Information............................................ 18

8.2

Typical Applications ................................................ 18

9

Power Supply Recommendations ...................... 26

9.1

10

Layout................................................................... 26

10.1

Layout Guidelines ................................................. 26

10.2

Layout Example .................................................... 27

11

Device and Documentation Support ................. 28

11.1

Documentation Support ........................................ 28

11.2

Receiving Notification of Documentation Updates 28

11.3

Community Resources.......................................... 28

11.4

Trademarks ........................................................... 28

11.5

Electrostatic Discharge Caution ............................ 28

11.6

Glossary ................................................................ 28

12

Mechanical, Packaging, and Orderable

Information ........................................................... 28

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (July 2012) to Revision F

Page

•

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation

section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and

Mechanical, Packaging, and Orderable Information section. ................................................................................................. 1

Changes from Revision D (August 2010) to Revision E

Page

•

•

Added a 100kΩ resistor to AVCC Pin 14 and Note 1 to Figure 39 ...................................................................................... 25

Changes from Revision C (July 2010) to Revision D

Page

•

Replace the Dissipations Ratings Table with the Thermal Information Table........................................................................ 6

Changes from Revision B (September 2009) to Revision C

Page

•

Added slew rate adjustment information .............................................................................................................................. 14

Changes from Revision A (August 2009) to Revision B

Page

•

Added the Pin out illustration.................................................................................................................................................. 4

•

Changed the Stereo Class-D Amplifier with BTL Output and Single-Ended Input illustration Figure 38 - Corrected

the pin names. ...................................................................................................................................................................... 24

•

Changed the Stereo Class-D Amplifier with PBTL Output and Single-Ended Input Figure 39 - Corrected the pin names. 25