数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC5682ZIRGCT 数据表(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
部件名 DAC5682ZIRGCT
功能描述  16-Bit, 1.0 GSPS 2x-4x Interpolating Dual-Channel Digital-to-Analog Converter (DAC)
Download  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

DAC5682ZIRGCT 数据表(HTML) 3 Page - Texas Instruments

  DAC5682ZIRGCT Datasheet HTML 1Page - Texas Instruments DAC5682ZIRGCT Datasheet HTML 2Page - Texas Instruments DAC5682ZIRGCT Datasheet HTML 3Page - Texas Instruments DAC5682ZIRGCT Datasheet HTML 4Page - Texas Instruments DAC5682ZIRGCT Datasheet HTML 5Page - Texas Instruments DAC5682ZIRGCT Datasheet HTML 6Page - Texas Instruments DAC5682ZIRGCT Datasheet HTML 7Page - Texas Instruments DAC5682ZIRGCT Datasheet HTML 8Page - Texas Instruments DAC5682ZIRGCT Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 66 page
background image
DAC5682Z
www.ti.com
SLLS853F – AUGUST 2007 – REVISED JANUARY 2015
Changes from Revision B (April 2008) to Revision C
Page
Changed Thermal Conductivity
θJA (still air) from 22 to 20 .................................................................................................... 8
Changed
θJC from 7 to 0.2...................................................................................................................................................... 8
Changed
θJP from 0.2 to 3.5 ................................................................................................................................................... 8
Changed DC Spec - Analog Output test condition from "without internal reference" ............................................................ 8
Changed DC spec. REFERENCE INPUT, Small signal bandwidth conditions...................................................................... 9
Changed Power Supply DVDD MIN from 1.71 to 1.7 and MAX from 2.15 to 1.9 .................................................................. 9
Changed Power Supply CLKVDD MIN from 1.71 to 1.7 and MAX from 2.15 to 1.9.............................................................. 9
Added "DC tested" to PSRR spec. ....................................................................................................................................... 10
Added Digital latency spec. .................................................................................................................................................. 10
Added Power-up time spec .................................................................................................................................................. 10
Added D[15:0]P/N................................................................................................................................................................. 11
Changed VITH+ spec .............................................................................................................................................................. 11
Changed VITH– spec .............................................................................................................................................................. 11
Changed IIH and IIL spec from –40 MIN and +40 MAX to ±20 TYP...................................................................................... 12
Changed t(SCLK) term to t(SCLKL) for Low time of SCLK .......................................................................................................... 13
Changed Clock Input Differential voltage from 0.5V to 0.4V MIN and added footnote ........................................................ 13
Added explanatory paragraph for LVDS Inputs; prior to Figure 33 ..................................................................................... 25
Changed Figure 34 waveform label VA,B callout .................................................................................................................. 26
Added explanatory paragraph for Figure 35......................................................................................................................... 26
Changed calculation for C2 Designing the PLL Loop Filter................................................................................................ 31
Added URL link to calculator file. ......................................................................................................................................... 32
Changed last sentence of Dual-Channel Real Upconversion paragraph............................................................................. 33
Added modes to Dual-Channel Real Upconversion Options ............................................................................................... 33
Added references to CDCE62005 (3 places) ...................................................................................................................... 33
Added Multi-DAC Synchronization Procedure...................................................................................................................... 35
Changed Recommended DAC Startup Sequence ............................................................................................................... 55
Changes from Revision A (September 2007) to Revision B
Page
Changed tr(IOUT) spec. output rise time 10% to 90% typical value from 2 ns to 220 ps........................................................ 10
Changed tf(IOUT) spec. output fall time 10% to 90% typical value from 2 ns to 220 ps ......................................................... 10
Changed ZT spec. internal termination from 100 Ω min, 120 Ω max; to 85 Ω min, 135 Ω max........................................... 12
Deleted temperature deratings for fDATA specifications......................................................................................................... 12
Added DLL operating frequency range specifications.......................................................................................................... 12
Changed In-Band SFDR vs IF, Figure 6 ............................................................................................................................. 15
Changed CAC values from 0.1 to 0.01μF, Figure 30............................................................................................................. 23
Changed capacitor values from 0.1 to 0.01
μF, Figure 35 ................................................................................................... 26
Changes from Original (August 2007) to Revision A
Page
Changed from product preview to production data ................................................................................................................ 1
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: DAC5682Z


类似零件编号 - DAC5682ZIRGCT

制造商部件名数据表功能描述
logo
Texas Instruments
DAC5682ZIRGCT TI-DAC5682ZIRGCT Datasheet
2Mb / 56P
[Old version datasheet]   16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682ZIRGCT TI-DAC5682ZIRGCT Datasheet
2Mb / 59P
[Old version datasheet]   16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682ZIRGCTG4 TI-DAC5682ZIRGCTG4 Datasheet
2Mb / 59P
[Old version datasheet]   16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
More results

类似说明 - DAC5682ZIRGCT

制造商部件名数据表功能描述
logo
Texas Instruments
DAC5682Z TI-DAC5682Z_09 Datasheet
2Mb / 59P
[Old version datasheet]   16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682Z TI-DAC5682Z Datasheet
2Mb / 56P
[Old version datasheet]   16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5681Z TI-DAC5681Z_15 Datasheet
2Mb / 58P
[Old version datasheet]   16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5681Z TI-DAC5681Z Datasheet
379Kb / 8P
[Old version datasheet]   16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682Z TI-DAC5682Z_15 Datasheet
3Mb / 66P
[Old version datasheet]   DAC5682Z 16-Bit, 1.0 GSPS 2x-4x Interpolating Dual-Channel Digital-to-Analog Converter (DAC)
DAC3282 TI-DAC3282 Datasheet
1Mb / 49P
[Old version datasheet]   16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
DAC3282 TI-DAC3282_10 Datasheet
1Mb / 51P
[Old version datasheet]   16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
DAC3282_101 TI-DAC3282_101 Datasheet
1Mb / 53P
[Old version datasheet]   16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
DAC5681 TI-DAC5681_15 Datasheet
1Mb / 48P
[Old version datasheet]   16-BIT, 1.0 GSPS Digital-to-Analog Converter (DAC)
DAC5681 TI-DAC5681 Datasheet
1Mb / 47P
[Old version datasheet]   16-BIT, 1.0 GSPS DIGITAL-TO-ANALOG CONVERTER (DAC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com