Unused Input

Input

Output

Output

Input

Unused Input

Frequency - MHz

0

20

40

60

80

0

200

400

600

800

1000

1200

1400

1600

D001

Icc 1.8V

Icc 2.5V

Icc 3.3V

Icc 5V

SN74LVC2G241

www.ti.com

SCES210O – APRIL 1999 – REVISED DECEMBER 2015

Typical Application (continued)

9.2.3 Application Curve

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in

Recommended Operating Conditions.

supply, a 0.1-

capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different

frequencies of noise. 0.1-

μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be

installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of

digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3

of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at

the outside connections result in undefined operational states. Specified below are the rules that must be

observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low

bias to prevent them from floating. The logic level that should be applied to any particular unused input depends

convenient.

11.2 Layout Example

Figure 6. Layout Diagram

Copyright © 1999–2015, Texas Instruments Incorporated

Submit Documentation Feedback

11

Product Folder Links: SN74LVC2G241