74LVC16827APAG8 datasheet(5/6 Pages) IDT

部件名	74LVC16827APAG8

功能描述	3.3V CMOS 20-BIT BUFFER WITH 5 VOLT TOLERANT I/O

Download	6 Pages

Scroll/Zoom	100%

制造商	IDT [Integrated Device Technology]

网页	http://www.idt.com

标志

5 / 6 page

INDUSTRIALTEMPERATURERANGE

IDT74LVC16827A

3.3V CMOS 20-BIT BUFFER WITH 5V TOLERANT I/O

5

Open

VLOAD

GND

VCC

Pulse

Generator

D.U.T.

500



500



CL

RT

VIN

VOUT

(1, 2)

LVC Link

INPUT

VIH

0V

VOH

VOL

tPLH1

tSK (x)

OUTPUT 1

OUTPUT 2

tPHL1

tSK (x)

tPLH2

tPHL2

VT

VOH

VT

VOL

tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1

LVC Link

SAME PHASE

INPUT TRANSITION

OPPOSITE PHASE

INPUT TRANSITION

0V

VOH

VOL

tPLH

tPHL

tPLH

OUTPUT

VIH

VT

VIH

VT

LVC Link

DATA

INPUT

0V

tREM

TIMING

INPUT

ASYNCHRONOUS

CONTROL

SYNCHRONOUS

CONTROL

tSU

tH

tSU

tH

VIH

VT

VIH

VT

VIH

VT

VIH

VT

LVC Link

LOW-HIGH-LOW

PULSE

HIGH-LOW-HIGH

PULSE

VT

tW

VT

LVC Link

CONTROL

INPUT

tPLZ

0V

OUTPUT

NORMALLY

LOW

tPZH

0V

SWITCH

CLOSED

OUTPUT

NORMALLY

HIGH

ENABLE

DISABLE

SWITCH

OPEN

tPHZ

0V

VOL+VLZ

VOH

VT

tPZL

VLOAD/2

VIH

VT

VOL

VOH-VHZ

LVC Link

TEST CIRCUITS AND WAVEFORMS

Propagation Delay

Test Circuit for All Outputs

Enable and Disable Times

Set-up, Hold, and Release Times

NOTES:

1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate

≤ 10MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.

2. Pulse Generator for All Pulses: Rate

≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.

Output Skew - tSK(X)

Pulse Width

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Symbol VCC(1)=3.3V±0.3V VCC(1)=2.7V

VCC(2)=2.5V±0.2V

Unit

VLOAD

6

2 x Vcc

V

VIH

2.7

Vcc

V

VT

1.5

Vcc / 2

V

VLZ

300

150

mV

VHZ

300

150

mV

CL

50

30

pF

TEST CONDITIONS

SWITCH POSITION

Test

Switch

Open Drain

Disable Low

VLOAD

Enable Low

Disable High

GND

Enable High

All Other Tests

Open

类似零件编号 - 74LVC16827APAG8

制造商	部件名	数据表	功能描述
Renesas Technology Corp	74LVC16827APAG8	260Kb / 7P	3.3V CMOS 20-BIT BUFFER WITH 5 VOLT TOLERANT I/O AUGUST 2015

More results

类似说明 - 74LVC16827APAG8

制造商	部件名	数据表	功能描述
Renesas Technology Corp	IDT74LVC16827A	260Kb / 7P	3.3V CMOS 20-BIT BUFFER WITH 5 VOLT TOLERANT I/O AUGUST 2015
Integrated Device Techn...	IDT74VC16244A	70Kb / 6P	3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O
Renesas Technology Corp	IDT74LVC16244A	287Kb / 7P	3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O JULY 2015
Integrated Device Techn...	IDT74LVC16244A	77Kb / 6P	3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O
	IDT74LVC827A	68Kb / 6P	3.3V CMOS 10-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
	IDT74LVC162244A	68Kb / 6P	3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
Renesas Technology Corp	IDT74LVC162244A	302Kb / 7P	3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O JULY 2015
Integrated Device Techn...	IDT74LVC244A	63Kb / 6P	3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O
	IDT74LVC244A	188Kb / 6P	3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS,5 VOLT TOLERANT I/O
	IDT74LVC377A	68Kb / 6P	3.3V CMOS 8-BIT REGISTER WITH CLOCK ENABLE AND 5 VOLT TOLERANT I/O