数据搜索系统,热门电子元器件搜索 |
|
MC14022BDR2G 数据表(PDF) 5 Page - ON Semiconductor |
|
MC14022BDR2G 数据表(HTML) 5 Page - ON Semiconductor |
5 / 7 page MC14022B http://onsemi.com 5 Figure 1. Typical Output Source and Output Sink Characteristics Test Circuit VDD VSS VSS VDD VSS A B S1 Cout Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 CLOCK CLOCK ENABLE RESET Vout ID EXTERNAL POWER SUPPLY Output Sink Drive Output Source Drive Outputs Clock to desired Output (S1 to B) (S1 to A) Carry Clock to Q5 thru Q7 (S1 to B) S1 to A VGS =− VDD VDD VDS =Vout − VDD Vout Figure 2. Typical Power Dissipation Test Circuit VDD VSS Cout Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 CLOCK CLOCK ENABLE RESET ID PULSE GENERATOR 500 mF 0.01 mF CERAMIC fc CL CL CL CL CL CL CL CL CL APPLICATIONS INFORMATION Figure 3 shows a technique for extending the number of decoded output states for the MC14022B. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay). Figure 3. Counter Expansion R C CE MC14022B Q0 Q1 Q6 Q7 ••• 7 DECODED OUTPUTS CLOCK FIRST STAGE INTERMEDIATE STAGES LAST STAGE R C CE MC14022B Q0 Q1 Q6 Q7 ••• R C CE MC14022B Q1 Q6 Q7 ••• 6 DECODED OUTPUTS 6 DECODED OUTPUTS |
类似零件编号 - MC14022BDR2G |
|
类似说明 - MC14022BDR2G |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |