数据搜索系统,热门电子元器件搜索 |
|
CAT25128LI-G 数据表(PDF) 8 Page - ON Semiconductor |
|
CAT25128LI-G 数据表(HTML) 8 Page - ON Semiconductor |
8 / 20 page CAT25128 http://onsemi.com 8 WRITE OPERATIONS The CAT25128 device powers up into a write disable state. The device contains a Write Enable Latch (WEL) which must be set before attempting to write to the memory array or to the status register. In addition, the address of the memory location(s) to be written must be outside the protected area, as defined by BP0 and BP1 bits from the status register. Write Enable and Write Disable The internal Write Enable Latch and the corresponding Status Register WEL bit are set by sending the WREN instruction to the CAT25128. Care must be taken to take the CS input high after the WREN instruction, as otherwise the Write Enable Latch will not be properly set. WREN timing is illustrated in Figure 3. The WREN instruction must be sent prior to any WRITE or WRSR instruction. The internal write enable latch is reset by sending the WRDI instruction as shown in Figure 4. Disabling write operations by resetting the WEL bit, will protect the device against inadvertent writes. Figure 3. WREN Timing SCK SI SO 00 0 0 0 11 0 HIGH IMPEDANCE Dashed Line = mode (1, 1) CS Figure 4. WRDI Timing SCK SI SO 0 0 000 10 0 HIGH IMPEDANCE Dashed Line = mode (1, 1) CS |
类似零件编号 - CAT25128LI-G |
|
类似说明 - CAT25128LI-G |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |