数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CD74HC574M96G4 数据表(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
部件名 CD74HC574M96G4
功能描述  High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

CD74HC574M96G4 数据表(HTML) 3 Page - Texas Instruments

  CD74HC574M96G4 Datasheet HTML 1Page - Texas Instruments CD74HC574M96G4 Datasheet HTML 2Page - Texas Instruments CD74HC574M96G4 Datasheet HTML 3Page - Texas Instruments CD74HC574M96G4 Datasheet HTML 4Page - Texas Instruments CD74HC574M96G4 Datasheet HTML 5Page - Texas Instruments CD74HC574M96G4 Datasheet HTML 6Page - Texas Instruments CD74HC574M96G4 Datasheet HTML 7Page - Texas Instruments CD74HC574M96G4 Datasheet HTML 8Page - Texas Instruments CD74HC574M96G4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 22 page
background image
3
Absolute Maximum Ratings
Thermal Information
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, IIK
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Diode Current, IOK
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
DC Drain Current, per Output, IO
For -0.5V < VO < VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . . . . . .±35mA
DC Output Source or Sink Current per Output Pin, IO
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±50mA
Operating Conditions
Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55
oC to 125oC
Supply Voltage Range, VCC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
Thermal Resistance (Typical, Note 1)
. . . . . . . . . . . . . . . . . θJA (oC/W)
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
PW (TSSOP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating, and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. The package thermal impedance is calculated in accordance with JESD 51-7.
DC Electrical Specifications
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC
(V)
25oC
-40oC TO 85oC -55oC TO 125oC
UNITS
VI (V)
IO (mA)
MIN
TYP
MAX
MIN
MAX
MIN
MAX
HC TYPES
High Level Input
Voltage
VIH
-
-
2
1.5
-
-
1.5
-
1.5
-
V
4.5
3.15
-
-
3.15
-
3.15
-
V
6
4.2
-
-
4.2
-
4.2
-
V
Low Level Input
Voltage
VIL
-
-
2
-
-
0.5
-
0.5
-
0.5
V
4.5
-
-
1.35
-
1.35
-
1.35
V
6
-
-
1.8
-
1.8
-
1.8
V
High Level Output
Voltage
CMOS Loads
VOH
VIH or VIL
-0.02
2
1.9
-
-
1.9
-
1.9
-
V
-0.02
4.5
4.4
-
-
4.4
-
4.4
-
V
-0.02
6
5.9
-
-
5.9
-
5.9
-
V
High Level Output
Voltage
TTL Loads
-
-
---
-
-
-
-
V
-6
4.5
3.98
-
-
3.84
-
3.7
-
V
-7.8
6
5.48
-
-
5.34
-
5.2
-
V
Low Level Output
Voltage
CMOS Loads
VOL
VIH or VIL
0.02
2
-
-
0.1
-
0.1
-
0.1
V
0.02
4.5
-
-
0.1
-
0.1
-
0.1
V
0.02
6
-
-
0.1
-
0.1
-
0.1
V
Low Level Output
Voltage
TTL Loads
-
-
---
-
-
-
-
V
6
4.5
-
-
0.26
-
0.33
-
0.4
V
7.8
6
-
-
0.26
-
0.33
-
0.4
V
Input Leakage
Current
II
VCC or
GND
-6
-
-
±0.1
-
±1-
±1
µA
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574


类似零件编号 - CD74HC574M96G4

制造商部件名数据表功能描述
logo
Texas Instruments
CD74HC574M96G4 TI-CD74HC574M96G4 Datasheet
454Kb / 18P
[Old version datasheet]   High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered
More results

类似说明 - CD74HC574M96G4

制造商部件名数据表功能描述
logo
Texas Instruments
CD74HCT574-EP TI1-CD74HCT574-EP Datasheet
622Kb / 14P
[Old version datasheet]   HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE,POSITIVE-EDGE TRIGGERED
CD54HC374 TI-CD54HC374_07 Datasheet
454Kb / 18P
[Old version datasheet]   High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered
CD54HC374 TI-CD54HC374_03 Datasheet
48Kb / 8P
[Old version datasheet]   High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered
CD74HCT574-Q1 TI1-CD74HCT574-Q1_16 Datasheet
1Mb / 16P
[Old version datasheet]   HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE POSITIVE-EDGE TRIGGERED
CD54HC374 TI-CD54HC374 Datasheet
293Kb / 15P
[Old version datasheet]   High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered
CD74HC374 TI-CD74HC374 Datasheet
52Kb / 9P
[Old version datasheet]   High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Positive-Edge Triggered
CD74HC534 TI-CD74HC534 Datasheet
52Kb / 9P
[Old version datasheet]   High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
CD54HC534 TI-CD54HC534_07 Datasheet
431Kb / 16P
[Old version datasheet]   High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
CD54HC534 TI-CD54HC534 Datasheet
287Kb / 14P
[Old version datasheet]   High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
CD54HC534 TI-CD54HC534_08 Datasheet
461Kb / 16P
[Old version datasheet]   High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com