数据搜索系统,热门电子元器件搜索 |
|
SN74GTLP1394 数据表(PDF) 5 Page - Texas Instruments |
|
SN74GTLP1394 数据表(HTML) 5 Page - Texas Instruments |
5 / 23 page www.ti.com Recommended Operating Conditions (1) (2) (3) (4) SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES286F – OCTOBER 1999 – REVISED APRIL 2005 MIN NOM MAX UNIT VCC, Supply voltage 3.15 3.3 3.45 V BIAS VCC GTL 1.14 1.2 1.26 VTT Termination voltage V GTLP 1.35 1.5 1.65 GTL 0.74 0.8 0.87 VREF Reference voltage V GTLP 0.87 1 1.1 B port VTT VI Input voltage V Except B port VCC 5.5 B port VREF + 0.05 VIH High-level input voltage ERC VCC – 0.6 VCC 5.5 V Except B port and ERC 2 B port VREF – 0.05 VIL Low-level input voltage ERC GND 0.6 V Except B port and ERC 0.8 IIK Input clamp current –18 mA IOH High-level output current Y outputs –24 mA Y outputs 24 IOL Low-level output current mA B port 100 ∆t/∆v Input transition rise or fall rate Outputs enabled 10 ns/V ∆t/∆V CC Power-up ramp rate 20 µs/V TA Operating free-air temperature –40 85 °C (1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. (2) Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS VCC = 3.3 V first, I/O second, and VCC = 3.3 V last, because the BIAS VCC precharge circuitry is disabled when any VCC pin is connected. The control and VREF inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first. (3) VTT and RTT can be adjusted to accommodate backplane impedances if the dc recommended IOL ratings are not exceeded. (4) VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction and is activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current drain. 5 |
类似零件编号 - SN74GTLP1394_15 |
|
类似说明 - SN74GTLP1394_15 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |