数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCF2510 数据表(PDF) 3 Page - Texas Instruments

部件名 CDCF2510
功能描述  3.3V Phase-Lock Loop Clock Driver
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

CDCF2510 数据表(HTML) 3 Page - Texas Instruments

  CDCF2510_15 Datasheet HTML 1Page - Texas Instruments CDCF2510_15 Datasheet HTML 2Page - Texas Instruments CDCF2510_15 Datasheet HTML 3Page - Texas Instruments CDCF2510_15 Datasheet HTML 4Page - Texas Instruments CDCF2510_15 Datasheet HTML 5Page - Texas Instruments CDCF2510_15 Datasheet HTML 6Page - Texas Instruments CDCF2510_15 Datasheet HTML 7Page - Texas Instruments CDCF2510_15 Datasheet HTML 8Page - Texas Instruments CDCF2510_15 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
CDCF2510
3.3V PHASELOCK LOOP CLOCK DRIVER
SCAS628D − APRIL 1999 − REVISED DECEMBER 2004
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
TYPE
DESCRIPTION
CLK
24
I
Clock input. CLK provides the clock signal to be distributed by the CDCF2510 clock driver. CLK is used
to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must
have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered
up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the
feedback signal to its reference signal.
FBIN
13
I
Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to
FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally
zero phase error between CLK and FBIN.
G
11
I
Output bank enable. G is the output enable for outputs 1Y(0:9). When G is low, outputs 1Y(0:9) are
disabled to a logic-low state. When G is high, all outputs 1Y(0:9) are enabled and switch at the same
frequency as CLK.
FBOUT
12
O
Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK.
When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an
integrated 25-
Ω series-damping resistor.
1Y (0:9)
3, 4, 5, 8, 9,
15, 16, 17, 20,
21
O
Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:9) is enabled via the
G input. These outputs can be disabled to a logic-low state by deasserting the G control input. Each
output has an integrated 25-
Ω series-damping resistor.
AVCC
23
Power
Analog power supply. AVCC provides the power reference for the analog circuitry. In addition, AVCC can
be used to bypass the PLL for test purposes. When AVCC is strapped to ground, PLL is bypassed and
CLK is buffered directly to the device outputs.
AGND
1
Ground
Analog ground. AGND provides the ground reference for the analog circuitry.
VCC
2, 10, 14, 22
Power
Power supply
GND
6, 7, 18, 19
Ground
Ground


类似零件编号 - CDCF2510_15

制造商部件名数据表功能描述
logo
Texas Instruments
CDCF2510 TI1-CDCF2510_17 Datasheet
476Kb / 15P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
More results

类似说明 - CDCF2510_15

制造商部件名数据表功能描述
logo
Texas Instruments
CDCF2509 TI1-CDCF2509_15 Datasheet
638Kb / 15P
[Old version datasheet]   3.3V Phase-Lock Loop Clock Driver
CDC2510 TI1-CDC2510_15 Datasheet
608Kb / 13P
[Old version datasheet]   3.3V Phase-Lock Loop Clock Driver
CDC2510B TI1-CDC2510B_15 Datasheet
632Kb / 14P
[Old version datasheet]   3.3V Phase-Lock Loop Clock Driver
logo
Renesas Technology Corp
ICS2510C RENESAS-ICS2510C Datasheet
322Kb / 8P
   3.3V Phase-Lock Loop Clock Driver
2019
logo
Texas Instruments
CDC2510C TI1-CDC2510C_15 Datasheet
687Kb / 17P
[Old version datasheet]   3.3V Phase- Lock Loop Clock Driver
logo
Integrated Device Techn...
IDTCSPF2510C IDT-IDTCSPF2510C Datasheet
69Kb / 8P
   3.3V PHASE-LOCK LOOP CLOCK DRIVER
logo
Integrated Circuit Syst...
ICS2510C ICST-ICS2510C Datasheet
247Kb / 7P
   3.3V Phase-Lock Loop Clock Driver
logo
Texas Instruments
CDC2536 TI1-CDC2536_14 Datasheet
490Kb / 15P
[Old version datasheet]   3.3V PHASE-LOCK LOOP CLOCK DRIVER
logo
Integrated Circuit Syst...
ICS2509C ICST-ICS2509C Datasheet
248Kb / 7P
   3.3V Phase-Lock Loop Clock Driver
logo
Texas Instruments
CDC2509C TI1-CDC2509C_15 Datasheet
696Kb / 17P
[Old version datasheet]   3.3V PHASE-LOCK LOOP CLOCK DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com