数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDC586 数据表(PDF) 2 Page - Texas Instruments

部件名 CDC586
功能描述  3.3-V PHASE-LOCK-LOOP CLOCK DRIVER
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

CDC586 数据表(HTML) 2 Page - Texas Instruments

  CDC586 Datasheet HTML 1Page - Texas Instruments CDC586 Datasheet HTML 2Page - Texas Instruments CDC586 Datasheet HTML 3Page - Texas Instruments CDC586 Datasheet HTML 4Page - Texas Instruments CDC586 Datasheet HTML 5Page - Texas Instruments CDC586 Datasheet HTML 6Page - Texas Instruments CDC586 Datasheet HTML 7Page - Texas Instruments CDC586 Datasheet HTML 8Page - Texas Instruments CDC586 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
www.ti.com
DETAILED DESCRIPTION OF OUTPUT CONFIGURATIONS
CDC586
SCAS336E – FEBRUARY 1993 – REVISED APRIL 2004
The feedback input (FBIN) is used to synchronize the output clocks in frequency and phase to CLKIN. One of the
twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between the CLKIN input
and the outputs. The output used as the feedback pin is synchronized to the same frequency as the CLKIN input.
The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. Select inputs (SEL1,
SEL0) configure up to nine Y outputs, in banks of three, to operate at one-half or double the CLKIN frequency,
depending on which pin is fed back to FBIN (see Table 1 and Table 2). All output signal duty cycles are adjusted
to 50%, independent of the duty cycle at CLKIN.
Output-enable (OE) is provided for output control. When OE is high, the outputs are in the high-impedance state.
When OE is low, the outputs are active. TEST is used for factory testing of the device and can be used to bypass
the PLL. TEST should be strapped to GND for normal operation.
Unlike many products containing PLLs, the CDC586 does not require external RC networks. The loop filter for
the PLL is included on chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC586 requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required following power up and application of a
fixed-frequency, fixed-phase signal at CLKIN, as well as following any changes to the PLL reference or feedback
signals. Such changes occur upon change of the select inputs, upon enabling of the PLL via TEST, and upon
enable of all outputs via OE.
The CDC586 is characterized for operation from 0
°C to 70°C.
The voltage-controlled oscillator (VCO) used in the CDC586 PLL has a frequency range of 100 MHz to 200 MHz,
twice the operating frequency range of the CDC586 outputs. The output of the VCO is divided by two and by four
to provide reference frequencies with a 50% duty cycle of one-half and one-fourth the VCO frequency. SEL0 and
SEL1 select which of the two signals are buffered to each bank of device outputs.
One device output must be externally wired to FBIN to complete the PLL. The VCO operates such that the
frequency and phase of this output match that of the CLKIN signal. In the case that a VCO/2 output is wired to
FBIN, the VCO must operate at twice the CLKIN frequency, resulting in device outputs that operate at either the
same or one-half the CLKIN frequency. If a VCO/4 output is wired to FBIN, the device outputs operate at twice or
the same frequency as the CLKIN frequency.
2


类似零件编号 - CDC586

制造商部件名数据表功能描述
logo
Texas Instruments
CDC586 TI-CDC586 Datasheet
166Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC586PAH TI-CDC586PAH Datasheet
166Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
More results

类似说明 - CDC586

制造商部件名数据表功能描述
logo
Texas Instruments
CDC2510 TI-CDC2510 Datasheet
131Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDC2510B HITACHI-HD74CDC2510B Datasheet
45Kb / 11P
   3.3-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCF2509 TI1-CDCF2509_17 Datasheet
641Kb / 15P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2505 TI-CDCVF2505 Datasheet
207Kb / 10P
[Old version datasheet]   3.3-V CLOCK PHASE-LOCK LOOP CLOCK DRIVER
CDC2509 TI-CDC2509 Datasheet
132Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2509C TI-CDC2509C Datasheet
180Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2510B TI-CDC2510B Datasheet
146Kb / 10P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2510C TI-CDC2510C Datasheet
180Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC509 TI1-CDC509_15 Datasheet
612Kb / 13P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDC2509B HITACHI-HD74CDC2509B Datasheet
42Kb / 11P
   3.3-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDC2509B TI-CDC2509B Datasheet
147Kb / 10P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com