数据搜索系统,热门电子元器件搜索 |
|
DAC70004 数据表(PDF) 6 Page - Texas Instruments |
|
|
DAC70004 数据表(HTML) 6 Page - Texas Instruments |
6 / 38 page 6 DAC80004, DAC70004, DAC60004 SLASED6B – APRIL 2016 – REVISED JUNE 2016 www.ti.com Product Folder Links: DAC80004 DAC70004 DAC60004 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Electrical Characteristics (continued) All minimum/maximum specifications at TA = -40°C to +125°C, 2.7 V ≤ VDD ≤ 5.5 V, 2.5 V ≤ REFIN (1) ≤ VDD, R load = 5 kΩ to GND, Cload = 200 pF to GND (unless otherwise noted), Digital inputs held at 0 V PARAMETER TEST CONDITIONS MIN TYP MAX UNIT (5) Time to exit power-down mode into normal mode. Measured from 32nd falling edge SCLK to 90% of DAC final value, Characterized at mid scale. DYNAMIC PERFORMANCE Output voltage settling time ¼ to ¾ scale and ¾ to ¼ scale settling to ±1 LSB, RL = 5 kΩ, Cload = 200 pF to GND 5.8 8 µs Slew rate 1.5 V/µs Power-up time(5) 100 µs Power-on glitch energy Supply slew rate <5 V/msec 8 mV Power-off glitch energy DAC in power down mode (1 k Ω- GND), Supply slew rate <5 V/msec 7 mV Output noise 0.1 Hz to 10 Hz 5 µVpp 100 kHz BW 100 µVRMS Output noise density Measured at 1 kHz 60 nV/ √Hz Measured at 10 kHz 55 THD Total harmonic distortion REFIN = 3 V ± 0.2 Vpp, Frequency = 10 kHz, DAC at mid scale, specified by design –80 dB PSRR AC power supply rejection ratio 200 mV 50 Hz and 60 Hz sine wave superimposed on power supply voltage (AC analysis) -90 dB Code change glitch impulse 1 LSB change around major carry, Software LDAC mode 1 nV-s Channel-to-channel AC (analog) crosstalk Full-scale swing on adjacent channel, Hardware LDAC mode 1 nV-s Channel-to-channel DC crosstalk Full-scale swing on adjacent channels, Measured channel at zero scale 1 LSB Full-scale swing on all channel, Measured channel at zero scale 1 Digital crosstalk DAC code mid scale, Adjacent input buffer change from 0000h to FFFFh or vice versa 0.2 nV-S Reference feedthrough REFIN = 3 V ± 0.86 Vpp, Frequency = 100 Hz to 100 kHz, DAC at zero scale –85 dB Digital feedthrough At SCLK = 1 MHz, DAC output static at mid scale 0.2 nV-s OUTPUT CHARACTERISTICS Voltage range 0 VDD V Headroom Output loaded 5 k Ω, DAC code FFFFh 0.1 V Output loaded 0.5 k Ω, DAC code FFFFh 10 %FSR RL Resistive load 0.5 k Ω CL Capacitive load RL = ∞ 1 nF RL = 5 kΩ 2 RO DC output impedance Normal mode 0.5 Ω Power down with 100 k Ω network 100 k Ω Power down with 1 k Ω network 1 k Ω Short circuit current 36 mA |
类似零件编号 - DAC70004 |
|
类似说明 - DAC70004 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |