数据搜索系统,热门电子元器件搜索 |
|
SN74GTLPH1645DGVR 数据表(PDF) 1 Page - Texas Instruments |
|
|
SN74GTLPH1645DGVR 数据表(HTML) 1 Page - Texas Instruments |
1 / 22 page www.ti.com FEATURES DGG OR DGV PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 1DIR 1A1 1A2 GND 1A3 1A4 VCC GND 1A5 1A6 GND 1A7 1A8 GND ERC 2A1 2A2 GND 2A3 2A4 GND VCC 2A5 2A6 GND 2A7 2A8 2DIR 1OE 1B1 1B2 GND 1B3 1B4 VCC GND 1B5 1B6 GND 1B7 1B8 BIAS VCC VREF 2B1 2B2 GND 2B3 2B4 GND VCC 2B5 2B6 GND 2B7 2B8 2OE DESCRIPTION/ORDERING INFORMATION SN74GTLPH1645 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER SCES290D – OCTOBER 1999 – REVISED JUNE 2005 • Member of the Texas Instruments Widebus™ Family • TI-OPC™ Circuitry Limits Ringing on Unevenly Loaded Backplanes • OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference • Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels • LVTTL Interfaces Are 5-V Tolerant • High-Drive GTLP Outputs (100 mA) • LVTTL Outputs (–24 mA/24 mA) • Variable Edge-Rate Control (ERC) Input Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads • Ioff, Power-Up 3-State, and BIAS VCC Support Live Insertion • Bus Hold on A-Port Data Inputs • Distributed VCC and GND Pins Minimize High-Speed Switching Noise • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II The SN74GTLPH1645 is a high-drive, 16-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It is partitioned as two 8-bit transceivers. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω. GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH1645 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL (VTT = 1.2 V and VREF = 0.8 V) or GTLP (VTT = 1.5 V and VREF = 1 V) signal levels. Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. VREF is the B-port differential input reference voltage. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, TI-OPC, OEC are trademarks of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright © 1999–2005, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
类似零件编号 - SN74GTLPH1645DGVR |
|
类似说明 - SN74GTLPH1645DGVR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |