数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DM54L73 数据表(PDF) 1 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 DM54L73
功能描述  Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
Download  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

DM54L73 数据表(HTML) 1 Page - National Semiconductor (TI)

  DM54L73 Datasheet HTML 1Page - National Semiconductor (TI) DM54L73 Datasheet HTML 2Page - National Semiconductor (TI) DM54L73 Datasheet HTML 3Page - National Semiconductor (TI) DM54L73 Datasheet HTML 4Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 1 / 4 page
background image
TLF6630
August 1989
DM54L73 Dual Master-Slave J-K Flip-Flops
with Clear and Complementary Outputs
General Description
This device contains two independent positive pulse trig-
gered J-K flip-flops with complementary outputs The J and
K data is processed by the flip-flops after a complete clock
pulse While the clock is low the slave is isolated from the
master On the positive transition of the clock the data from
the J and K inputs is transferred to the master While the
clock is high
the data from the J and K inputs are
disabled On the negative transition of the clock the data
from the master is transferred to the slave The logic states
of the J and K inputs must not be allowed to change while
the clock is high Data is transferred to the outputs on the
falling edge of the clock pulse A low logic level on the clear
input will reset the outputs regardless of the logic states of
the other inputs
Connection Diagram
Dual-In-Line Package
TLF6630 – 1
Order Number DM54L73J or DM54L73W
See NS Package Number J14A or W14B
Function Table
Inputs
Outputs
CLR
CLK
J
K
Q
Q
LX
X
X
L
H
H
LL
QO
QO
H
HL
H
L
H
LH
L
H
H
H
H
Toggle
H e High Logic Level
X e Either Low or High Logic Level
L e Low Logic Level
e
Positive pulse data The J and K inputs must be held constant while
the clock is high Data is transferred to the outputs on the falling edge of the
clock pulse
QO e The output logic level before the indicated input conditions were
established
Toggle e Each output changes to the complement of its previous level on
each complete high level clock pulse
C1995 National Semiconductor Corporation
RRD-B30M105Printed in U S A


类似零件编号 - DM54L73

制造商部件名数据表功能描述
logo
National Semiconductor ...
DM54L72 NSC-DM54L72 Datasheet
89Kb / 4P
   AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs
DM54L72J NSC-DM54L72J Datasheet
89Kb / 4P
   AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs
DM54L72W NSC-DM54L72W Datasheet
89Kb / 4P
   AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs
DM54L74 NSC-DM54L74 Datasheet
88Kb / 4P
   Dual Positive-Edge-Triggered D Flip-Flops
DM54L74J NSC-DM54L74J Datasheet
88Kb / 4P
   Dual Positive-Edge-Triggered D Flip-Flops
More results

类似说明 - DM54L73

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
DM7473 FAIRCHILD-DM7473 Datasheet
39Kb / 3P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
National Semiconductor ...
DM54107 NSC-DM54107 Datasheet
78Kb / 3P
   DUAL MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
logo
Fairchild Semiconductor
DM7476 FAIRCHILD-DM7476_01 Datasheet
47Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
DM7476 FAIRCHILD-DM7476 Datasheet
41Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
logo
National Semiconductor ...
DM5476 NSC-DM5476 Datasheet
108Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
logo
Fairchild Semiconductor
DM74LS73A FAIRCHILD-DM74LS73A Datasheet
53Kb / 5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
National Semiconductor ...
DM54LS107A NSC-DM54LS107A Datasheet
119Kb / 6P
   Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54LS73A NSC-DM54LS73A Datasheet
91Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54LS73A NSC-DM54LS73A_89 Datasheet
121Kb / 6P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
54LS112 NSC-54LS112 Datasheet
102Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS
More results


Html Pages

1 2 3 4


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com