数据搜索系统,热门电子元器件搜索 |
|
AD7770ACPZ 数据表(PDF) 9 Page - Analog Devices |
|
AD7770ACPZ 数据表(HTML) 9 Page - Analog Devices |
9 / 94 page Data Sheet AD7770 Rev. A | Page 9 of 94 DOUTx TIMING CHARACTERISTISTICS AVDD1x = 1.65 V, AVSSx1 = −1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND (single-supply operation), AVDD2 − AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx− = 2.5 V internal/external, MCLK = 8192 kHz; all specifications at TMIN to TMAX, unless otherwise noted. Table 2. Parameter Description2 Test Conditions/Comments Min Typ Max Unit t1 MCLK frequency 50:50 0.655 8.192 MHz t2 MCLK low time 60 ns t3 MCLK high time 60 ns t4 DCLK high time MCLK/2 121 ns t5 DCLK low time MCLK/2 121 ns t6 MCLK falling edge to DCLK rising edge 45 ns t7 MCLK falling edge to DCLK falling edge 45 ns t8 DCLK rising edge to DRDY rising edge 2 ns t9 DCLK rising edge to DRDY falling edge 1 ns t10 DOUTx setup time 20 ns t11 DOUTx hold time 20 ns 1 AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4. This term is used throughout the data sheet. 2 All input signals are specified with tR = tF = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (VIL + VIH)/2. MCLK DCLK DRDY LSB MSB MSB – 1 LSB + 1 LSB DOUTx t2 t4 t5 t6 t7 t10 t11 t8 t9 t1 t3 Figure 2. Data Interface Timing Diagram |
类似零件编号 - AD7770ACPZ |
|
类似说明 - AD7770ACPZ |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |