SN74AHCT1G86

SCLS324M – MARCH 1996 – REVISED MARCH 2015

www.ti.com

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the

Recommended Operating Conditions.

supply, TI recommends a 0.1-

μF capacitor and if there are multiple Vcc terminals then TI recommends a 0.01-μF

or 0.022-

μF capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different

frequencies of noise. Frequencies of 0.1

μF and 1 μF are commonly used in parallel. The bypass capacitor

should be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two

inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should

not be left unconnected because the undefined voltages at the outside connections result in undefined

operational states. Specified below are the rules that must be observed under all circumstances. All unused

inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic

level that should be applied to any particular unused input depends on the function of the device. Generally they

acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs

section of the part when asserted. This will not disable the input section of the I.O’s so they also cannot float

when disabled.

11.2 Layout Example

Figure 6. Layout Recommendation

10

Submit Documentation Feedback

Copyright © 1996–2015, Texas Instruments Incorporated

Product Folder Links: SN74AHCT1G86