数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCL1810 数据表(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
部件名 CDCL1810
功能描述  Output, High-Performance Clock Distributor
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

CDCL1810 数据表(HTML) 1 Page - Texas Instruments

  CDCL1810 Datasheet HTML 1Page - Texas Instruments CDCL1810 Datasheet HTML 2Page - Texas Instruments CDCL1810 Datasheet HTML 3Page - Texas Instruments CDCL1810 Datasheet HTML 4Page - Texas Instruments CDCL1810 Datasheet HTML 5Page - Texas Instruments CDCL1810 Datasheet HTML 6Page - Texas Instruments CDCL1810 Datasheet HTML 7Page - Texas Instruments CDCL1810 Datasheet HTML 8Page - Texas Instruments CDCL1810 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 33 page
background image
SDA/SCL
Differential
LVDSInput
Upto650MHz
5Differential
CMLOutputs
Upto650MHz
5Differential
CMLOutputs
Upto650MHz
DIVIDER
DIVIDER
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
CDCL1810
SLLS781D – FEBRUARY 2007 – REVISED NOVEMBER 2014
CDCL1810 1.8-V, 10 Output, High-Performance Clock Distributor
1 Features
3 Description
The
CDCL1810
is
a
high-performance
clock
1
Single 1.8-V Supply
distributor. The programmable dividers, P0 and P1,
High-Performance Clock Distributor with 10
give a high flexibility to the ratio of the output
Outputs
frequency to the input frequency: FOUT = FIN/P,
Low Input-to-Output Additive Jitter:
where: P (P0,P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40,
80.
as Low as 10fs RMS
Output Group Phase Adjustment
The CDCL1810 supports one differential LVDS clock
input and a total of 10 differential CML outputs. The
Low-Voltage Differential Signaling (LVDS) Input,
CML outputs are compatible with LVDS receivers if
100-
Ω Differential On-Chip Termination, up to 650
they are ac-coupled.
MHz Frequency
With careful observation of the input voltage swing
Differential Current Mode Logic (CML) Outputs,
and common-mode voltage limits, the CDCL1810 can
50-
Ω Single-Ended On-Chip Termination, up to
support a single-ended clock input as outlined in Pin
650 MHz Frequency
Configuration and Functions.
Two Groups of Five Outputs Each with
All device settings are programmable through the
Independent Frequency Division Ratios
SDA/SCL,
serial
two-wire
interface.
The
serial
Output Frequency Derived with Divide Ratios of 1,
interface is 1.8V tolerant only.
2, 4, 5, 8, 10, 16, 20, 32, 40, and 80
The phase of one output group relative to the other
Meets ANSI TIA/EIA-644-A-2001 LVDS Standard
can be adjusted through the SDA/SCL interface. For
Requirements
post-divide ratios (P0, P1) that are multiples of 5, the
Power Consumption: 410 mW Typical
total number of phase adjustment steps (n) equals
Output Enable Control for Each Output and
the divide-ratio divided by 5. For post-divide ratios
Automatic Output Synchronization
(P0, P1) that are not multiples of 5, the total number
of steps (n) is the same as the post-divide ratio. The
SDA/SCL Device Management Interface
phase adjustment step (
ΔΦ) in time units is given as:
48-pin VQFN (RGZ) Package
ΔΦ = 1/(n × FOUT), where FOUT is the respective
Industrial Temperature Range: –40°C to +85°C
output frequency.
The device operates in a 1.8-V supply environment
2 Applications
and is characterized for operation from –40°C to
Distribution for High-Speed SERDES
+85°C. The CDCL1810 is available in a 48-pin VQFN
(RGZ) package.
Distribution of SERDES Reference Clocks for
1G/10G Ethernet, 1X/2X/4X/10X Fibre Channel,
Device Information(1)
PCI Express, Serial ATA, SONET, CPRI, OBSAI,
PART NUMBER
PACKAGE
BODY SIZE (NOM)
etc.
CDCL1810
VQFN (48)
7.00 mm × 7.00 mm
Up to 1-to-10 Clock Buffering and Fan-out
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
4 Functional Block Diagram
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.


类似零件编号 - CDCL1810

制造商部件名数据表功能描述
logo
Texas Instruments
CDCL1810 TI-CDCL1810 Datasheet
544Kb / 25P
[Old version datasheet]   1.8V, 10 Output, High-Performance Clock Distributor
CDCL1810A TI1-CDCL1810A Datasheet
1Mb / 30P
[Old version datasheet]   Single 1.8 V Supply
CDCL1810ARGZR TI1-CDCL1810ARGZR Datasheet
1Mb / 30P
[Old version datasheet]   Single 1.8 V Supply
CDCL1810ARGZT TI1-CDCL1810ARGZT Datasheet
1Mb / 30P
[Old version datasheet]   Single 1.8 V Supply
CDCL1810RGZR TI-CDCL1810RGZR Datasheet
544Kb / 25P
[Old version datasheet]   1.8V, 10 Output, High-Performance Clock Distributor
More results

类似说明 - CDCL1810

制造商部件名数据表功能描述
logo
Texas Instruments
CDCL1810 TI-CDCL1810 Datasheet
544Kb / 25P
[Old version datasheet]   1.8V, 10 Output, High-Performance Clock Distributor
CDCE72010 TI-CDCE72010 Datasheet
1Mb / 70P
[Old version datasheet]   Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010 TI-CDCE72010_09 Datasheet
1Mb / 73P
[Old version datasheet]   Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
logo
National Semiconductor ...
LMK01000 NSC-LMK01000 Datasheet
431Kb / 18P
   1.6 GHz High Performance Clock Buffer, Divider, and Distributor
logo
Texas Instruments
LMK01000 TI1-LMK01000_14 Datasheet
896Kb / 27P
[Old version datasheet]   1.6 GHz High Performance Clock Buffer, Divider, and Distributor
CDCLVP1204 TI1-CDCLVP1204_15 Datasheet
1Mb / 32P
[Old version datasheet]   Four LVPECL Output, High-Performance Clock Buffer
CDCLVP2106 TI1-CDCLVP2106 Datasheet
724Kb / 23P
[Old version datasheet]   12 LVPECL Output, High-Performance Clock Buffer
logo
Maxim Integrated Produc...
MAX3674 MAXIM-MAX3674 Datasheet
314Kb / 19P
   High-Performance, Dual-Output, Network Clock Synthesizer
Rev 0; 12/07
logo
Texas Instruments
CDCLVP2108 TI1-CDCLVP2108_16 Datasheet
1Mb / 31P
[Old version datasheet]   16-LVPECL Output, High-Performance Clock Buffer
CDCLVP1212 TI-CDCLVP1212 Datasheet
710Kb / 23P
[Old version datasheet]   12 LVPECL Output, High-Performance Clock Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com