TMP431, TMP432

www.ti.com

SBOS441G – SEPTEMBER 2009 – REVISED DECEMBER 2015

Electrical Characteristics (continued)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

POWER SUPPLY

V+

Specified voltage range

2.7

5.5

V

0.0625 conversions per second, V+ = 3.3 V

35

45

μA

0.7

1

mA

Quiescent current

Serial bus inactive, shutdown mode

3

10

μA

90

μA

350

μA

UVLO

Undervoltage lockout

2.3

2.4

2.6

V

POR

Power-on reset threshold

1.6

2.3

V

Specified temperature range

–40

125

°C

Storage temperature range

–60

130

°C

(5)

Beta correction disabled.

6.6 Timing Requirements

See

(1)

FAST MODE

HIGH-SPEED MODE

UNIT

MIN

MAX

MIN

MAX

SCL operating frequency

V+

0.001

0.4

0.001

2.5

MHz

Bus free time between STOP and START condition

600

160

ns

Hold time after repeated START condition.

100

100

ns

After this period, the first clock is generated.

Repeated START condition setup time

100

100

ns

STOP condition setup time

100

100

ns

Data hold time

900

80

ns

Data setup time

100

25

ns

SCL clock LOW period

V+

1300

265

ns

SCL clock HIGH period

600

60

ns

Data fall time

300

160

ns

300

40

Clock rise time

ns

SCLK

≤ 100 kHz

1000

Clock fall time

300

40

ns

(1)

Values based on a statistical analysis of a one-time sample of devices. Minimum and maximum values are not specified and not

production tested.

(2)

For cases with fall time of SCL less than 20 ns and/or the rise time or fall time of SDA less than 20 ns, the hold time should be greater

than 20 ns.

(3)

For cases with fall time of SCL less than 10 ns and/or the rise or fall time of SDA less than 10 ns, the hold time should be greater than

10 ns.

Copyright © 2009–2015, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Links: TMP431 TMP432