数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

54AC161L 数据表(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 54AC161L
功能描述  Synchronous Presettable Binary Counter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

54AC161L 数据表(HTML) 2 Page - National Semiconductor (TI)

  54AC161L Datasheet HTML 1Page - National Semiconductor (TI) 54AC161L Datasheet HTML 2Page - National Semiconductor (TI) 54AC161L Datasheet HTML 3Page - National Semiconductor (TI) 54AC161L Datasheet HTML 4Page - National Semiconductor (TI) 54AC161L Datasheet HTML 5Page - National Semiconductor (TI) 54AC161L Datasheet HTML 6Page - National Semiconductor (TI) 54AC161L Datasheet HTML 7Page - National Semiconductor (TI) 54AC161L Datasheet HTML 8Page - National Semiconductor (TI) 54AC161L Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
Connection Diagrams
Functional Description
The ’AC/’ACT161 count in modulo-16 binary sequence.
From state 15 (HHHH) they increment to state 0 (LLLL). The
clock inputs of all flip-flops are driven in parallel through a
clock buffer. Thus all changes of the Q outputs (except due
to Master Reset of the ’161) occur as a result of, and syn-
chronous with, the LOW-to-HIGH transition of the CP input
signal. The circuits have four fundamental modes of opera-
tion, in order of precedence: asynchronous reset, parallel
load, count-up and hold. Five control inputs — Master Reset,
Parallel Enable (PE), Count Enable Parallel (CEP) and
Count Enable Trickle (CET) — determine the mode of opera-
tion, as shown in the Mode Select Table. A LOW signal on
MR overrides all other inputs and asynchronously forces all
outputs LOW. A LOW signal on PE overrides counting and
allows information on the Parallel Data (P
n) inputs to be
loaded into the flip-flops on the next rising edge of CP. With
PE and MR HIGH, CEP and CET permit counting when both
are HIGH. Conversely, a LOW signal on either CEP or CET
inhibits counting.
The ’AC/’ACT161 use D-type edge-triggered flip-flops and
changing the PE, CEP and CET inputs when the CP is in ei-
ther state does not cause errors, provided that the recom-
mended setup and hold times, with respect to the rising edge
of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is HIGH
and counter is in state 15. To implement synchronous multi-
stage counters, the TC outputs can be used with the CEP
and CET inputs in two different ways.
Figure 1 shows the connections for simple ripple carry, in
which the clock period must be longer than the CP to TC de-
lay of the first stage, plus the cumulative CET to TC delays of
the intermediate stages, plus the CET to CP setup time of
the last stage. This total delay plus setup time sets the upper
limit on clock frequency. For faster clock rates, the carry loo-
kahead connections shown in
Figure 2 are recommended. In
this scheme the ripple delay through the intermediate stages
commences with the same clock that causes the first stage
to tick over from max to min in the Up mode, or min to max
in the Down mode, to start its final cycle. Since this final
cycle requires 16 clocks to complete, there is plenty of time
for the ripple to progress through the intermediate stages.
The critical timing that limits the clock period is the CP to TC
delay of the first stage plus the CEP to CP setup time of the
last stage. The TC output is subject to decoding spikes due
to internal race conditions and is therefore not recom-
mended for use as a clock or asynchronous reset for
flip-flops, registers or counters.
Logic Equations: Count Enable = CEP
• CET • PE
TC = Q
0 • Q1 • Q2 • Q3 • CET
Mode Select Table
PE
CET
CEP
Action on the Rising
Clock Edge (
N)
X
X
X
Reset (Clear)
L
X
X
Load (P
n→Qn)
H
H
H
Count (Increment)
H
L
X
No Change (Hold)
H
X
L
No Change (Hold)
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
State Diagram
Pin Assignment
for DIP and Flatpak
DS100274-3
Pin Assignment
for LCC
DS100274-4
DS100274-5
www.national.com
2


类似零件编号 - 54AC161L

制造商部件名数据表功能描述
logo
Texas Instruments
54AC16240 TI-54AC16240 Datasheet
117Kb / 7P
[Old version datasheet]   16-BIT BUS DRIVERS WITH 3-STATE OUTPUTS
54AC16240 TI1-54AC16240 Datasheet
171Kb / 9P
[Old version datasheet]   16-BIT BUS DRIVERS WITH 3-STATE OUTPUTS
54AC16240WD TI-54AC16240WD Datasheet
117Kb / 7P
[Old version datasheet]   16-BIT BUS DRIVERS WITH 3-STATE OUTPUTS
54AC16244 TI-54AC16244 Datasheet
125Kb / 10P
[Old version datasheet]   16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
54AC16244 TI-54AC16244 Datasheet
335Kb / 12P
[Old version datasheet]   16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
More results

类似说明 - 54AC161L

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
74AC163 FAIRCHILD-74AC163 Datasheet
112Kb / 11P
   Synchronous Presettable Binary Counter
logo
Renesas Technology Corp
HD74ACT161 RENESAS-HD74ACT161 Datasheet
221Kb / 9P
   Synchronous Presettable Binary Counter
logo
Fairchild Semiconductor
74F161A FAIRCHILD-74F161A Datasheet
96Kb / 8P
   Synchronous Presettable Binary Counter
logo
ON Semiconductor
MC74AC161 ONSEMI-MC74AC161 Datasheet
192Kb / 15P
   Synchronous Presettable Binary Counter
March, 2006 ??Rev. 7
logo
Fairchild Semiconductor
74163 FAIRCHILD-74163 Datasheet
112Kb / 11P
   Synchronous Presettable Binary Counter
logo
AVG Semiconductors(HITE...
DV74ACT163 AVG-DV74ACT163 Datasheet
438Kb / 5P
   Synchronous Presettable Binary counter
logo
ON Semiconductor
MC74AC161 ONSEMI-MC74AC161_15 Datasheet
115Kb / 12P
   Synchronous Presettable Binary Counter
January, 2015 ??Rev. 8
logo
Fairchild Semiconductor
74AC161 FAIRCHILD-74AC161_03 Datasheet
155Kb / 11P
   Synchronous Presettable Binary Counter
logo
Hitachi Semiconductor
HD74ACT161 HITACHI-HD74ACT161 Datasheet
70Kb / 14P
   Synchronous Presettable Binary Counter
logo
National Semiconductor ...
54AC163 NSC-54AC163 Datasheet
190Kb / 12P
   Synchronous Presettable Binary Counter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com