数据搜索系统,热门电子元器件搜索 |
|
54AC161L 数据表(PDF) 2 Page - National Semiconductor (TI) |
|
|
54AC161L 数据表(HTML) 2 Page - National Semiconductor (TI) |
2 / 12 page Connection Diagrams Functional Description The ’AC/’ACT161 count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the ’161) occur as a result of, and syn- chronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of opera- tion, in order of precedence: asynchronous reset, parallel load, count-up and hold. Five control inputs — Master Reset, Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of opera- tion, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on PE overrides counting and allows information on the Parallel Data (P n) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting. The ’AC/’ACT161 use D-type edge-triggered flip-flops and changing the PE, CEP and CET inputs when the CP is in ei- ther state does not cause errors, provided that the recom- mended setup and hold times, with respect to the rising edge of CP, are observed. The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multi- stage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC de- lay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry loo- kahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle requires 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recom- mended for use as a clock or asynchronous reset for flip-flops, registers or counters. Logic Equations: Count Enable = CEP • CET • PE TC = Q 0 • Q1 • Q2 • Q3 • CET Mode Select Table PE CET CEP Action on the Rising Clock Edge ( N) X X X Reset (Clear) L X X Load (P n→Qn) H H H Count (Increment) H L X No Change (Hold) H X L No Change (Hold) H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial State Diagram Pin Assignment for DIP and Flatpak DS100274-3 Pin Assignment for LCC DS100274-4 DS100274-5 www.national.com 2 |
类似零件编号 - 54AC161L |
|
类似说明 - 54AC161L |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |