数据搜索系统,热门电子元器件搜索 |
|
ISL28005FH50Z-T7 数据表(PDF) 10 Page - Intersil Corporation |
|
ISL28005FH50Z-T7 数据表(HTML) 10 Page - Intersil Corporation |
10 / 15 page ISL28005 10 FN6973.5 October 24, 2013 Applications Information Functional Description The ISL28005-20, ISL28005-50 and ISL28005-100 are single supply, uni-directional current sense amplifiers with fixed gains of 20V/V, 50V/V and 100V/V respectively. The ISL28005 is a 2-stage amplifier. Figure 26 shows the active circuitry for high-side current sense applications where the sense voltage is between 1.35V to 28V. Figure 27 shows the active circuitry for ground sense applications where the sense voltage is between 0V to 1.35V. The first stage is a bi-level trans-conductance amp and level translator. The gm stage converts the low voltage drop (VSENSE) sensed across an external milli-ohm sense resistor, to a current (@ gm = 21.3µA/V). The trans-conductance amplifier forces a current through R1 resulting to a voltage drop across R1 that is equal to the sense voltage (VSENSE). The current through R1 is mirrored across R5 creating a ground-referenced voltage at the input of the second amplifier equal to VSENSE. The second stage is responsible for the overall gain and frequency response performance of the device. The fixed gains (20, 50, 100) are set with internal resistors Rf and Rg. The only external component needed is a current sense resistor (typically 0.001 Ω to 0.01Ω, 1W to 2W). The transfer function is given in Equation 1. Where ISRS is the product of the load current and the sense resistor and is equal to VSENSE. When the sensed input voltage is >1.35V, the gmHI amplifier path is selected and the input gm stage derives its ~2.86µA supply current from the input source through the RS+ terminal. When the sense voltage at RS+ drops below the 1.35V threshold, the gmLO amplifier is enabled for Low Side current sensing. The gmLO input bias current reverses, flowing out of the RS- pin. Since the gmLO amplifier is sensing voltage around ground, it cannot source current to R5. A current mirror referenced off Vcc supplies the current to the second stage for generating a ground referenced output voltage. See Figures 19 and 20 for typical input bias currents for High and Low side current sensing. FIGURE 23. SLEW RATE, ts, SATURATION RECOVERY TIME FIGURE 24. GAIN vs FREQUENCY FIGURE 25. SLEW RATE Test Circuits and Waveforms (Continued) RS+ VCC RS- VOUT OUT RL GND VRS- VRS+ 1M Ω PULSE GENERATOR RS+ VCC RS- VOUT OUT RL GND VSENSE VRS+ 1M Ω SIGNAL GENERATOR RS+ VCC RS- VOUT OUT RL GND VRS+ 1M Ω PULSE GENERATOR V OUT GAIN I SRS V OS + () × = (EQ. 1) |
类似零件编号 - ISL28005FH50Z-T7 |
|
类似说明 - ISL28005FH50Z-T7 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |