数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC39J84IAAVR 数据表(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
部件名 DAC39J84IAAVR
功能描述  DAC39J84 Quad-Channel, 16-Bit, 2.8 GSPS, Digital-to-Analog Converter with 12.5 Gbps JESD204B Interface
Download  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DAC39J84IAAVR 数据表(HTML) 4 Page - Texas Instruments

  DAC39J84IAAVR Datasheet HTML 1Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 2Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 3Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 4Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 5Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 6Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 7Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 8Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 146 page
background image
DAC39J84
SLASE48A – NOVEMBER 2014 – REVISED JANUARY 2015
www.ti.com
Pin Functions
PIN
I/O
DESCRIPTION
NAME
NUMBER
CMOS output for ALARM condition. The ALARM output functionality is defined through the
ALARM
L8
O
config7 register. Default polarity is active high, but can be changed to active high via config0
alarm_out_pol control bit. If not used it can be left open.
AMUX0
H3
I/O
Analog test pin for SerDes, Lane 0 to Lane 3. It can be left open if not used.
AMUX1
E3
I/O
Analog test pin for SerDes, Lane 4 to Lane 7. It can be left open if not used.
ATEST
K9
I/O
Analog test pin for DAC, references and PLL. It can be left open if not used.
Positive LVPECL clock input for DAC core with Vcm = 0.5V. It can be PLL reference clock or
DACCLKP
A10
I
external DAC sampling rate clock. If not used, DACCLK is self-biased with 100mV differential
at Vcm = 0.5V.
DACCLKN
A9
I
Complementary LVPECL clock input for DAC core. (see the DACCLKP description)
Used as external reference input when internal reference is disabled through config27
extref_ena = ‘1’. Used as internal reference output when config27 extref_ena = ‘0’ (default).
EXTIO
F10
I/O
Requires a 0.1
μF decoupling capacitor to analog GND when used as reference output. It can
be left open if not used.
A12, F12, G12,
M12, A11, B11,
C11, D11, E11,
F11, G11, H11,
J11, K11, L11,
M11, C8, D8, E8,
F8, G8, H8, J8,
GND
I
These pins are ground for all supplies.
E7, F7, G7, H7,
E6, F6, G6, H6,
A5, B5, E5, F5,
G5, H5, A4, B4,
M4, B3, C3, L3,
B2, C2, D2, E2,
H2, J2, K2, L2
IFORCE
C5
I/O
Analog test pin for on chip parametric. It can be left open if not used.
IOUTAP
B12
O
A-Channel DAC current output. Must be tied to GND if not used.
IOUTAN
C12
O
A-Channel DAC complementary current output. Must be tied to GND if not used.
IOUTBP
E12
O
B-Channel DAC current output. Must be tied to GND if not used.
IOUTBN
D12
O
B-Channel DAC complementary current output. Must be tied to GND if not used.
IOUTCP
H12
O
C-Channel DAC current output. Must be tied to GND if not used.
IOUTCN
J12
O
C-Channel DAC complementary current output. Must be tied to GND if not used.
IOUTDP
L12
O
D-Channel DAC current output. Must be tied to GND if not used.
IOUTDN
K12
O
D-Channel DAC complementary current output. Must be tied to GND if not used.
LPF
C9
I/O
External PLL loop filter connection. It can be left open if not used.
Full-scale output current bias. Change the full-scale output current through coarse_dac(3:0).
RBIAS
G10
O
Expected to be 1.92k
Ω to GND.
Active low input for chip RESET, which resets all the programming registers to their default
RESETB
K8
I
state. Internal pull-up. It can be left open if not used.
CML SerDes interface lane 0 input, positive, expected to be AC coupled. It can be left open if
RX0P
G1
I
not used.
CML SerDes interface lane 0 input, negative, expected to be AC coupled. It can be left open if
RX0N
H1
I
not used.
CML SerDes interface lane 1 input, positive, expected to be AC coupled. It can be left open if
RX1P
K1
I
not used.
CML SerDes interface lane 1 input, negative, expected to be AC coupled. It can be left open if
RX1N
J1
I
not used.
CML SerDes interface lane 2 input, positive, expected to be AC coupled. It can be left open if
RX2P
L1
I
not used.
CML SerDes interface lane 2 input, negative, expected to be AC coupled. It can be left open if
RX2N
M1
I
not used.
CML SerDes interface lane 3 input, positive, expected to be AC coupled. It can be left open if
RX3P
M3
I
not used.
4
Submit Documentation Feedback
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: DAC39J84


类似零件编号 - DAC39J84IAAVR

制造商部件名数据表功能描述
logo
Texas Instruments
DAC39J84IAAVR TI1-DAC39J84IAAVR Datasheet
3Mb / 149P
[Old version datasheet]   Digital-to-Analog Converter
More results

类似说明 - DAC39J84IAAVR

制造商部件名数据表功能描述
logo
Texas Instruments
DAC37J82 TI-DAC37J82_15 Datasheet
2Mb / 119P
[Old version datasheet]   DAC3xJ82 Dual-Channel, 16-Bit, 1.6/2.5 GSPS, Digital-to-Analog Converters with 12.5 Gbps JESD204B Interface
DAC38J82 TI-DAC38J82_15 Datasheet
2Mb / 119P
[Old version datasheet]   DAC3xJ82 Dual-Channel, 16-Bit, 1.6/2.5 GSPS, Digital-to-Analog Converters with 12.5 Gbps JESD204B Interface
DAC3484 TI1-DAC3484_15 Datasheet
2Mb / 107P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter
DAC34H84 TI1-DAC34H84 Datasheet
1Mb / 80P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
JUNE2011
DAC3484 TI1-DAC3484 Datasheet
1Mb / 82P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC34H84 TI1-DAC34H84_14 Datasheet
1Mb / 81P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC3484 TI1-DAC3484_14 Datasheet
1Mb / 90P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC34SH84 TI1-DAC34SH84 Datasheet
1,012Kb / 77P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.5 GSPS Digital-to-Analog Converter (DAC)
DAC34SH84 TI1-DAC34SH84_15 Datasheet
1Mb / 93P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.5 GSPS Digital-to-Analog Converter (DAC)
DAC34H84_1109 TI1-DAC34H84_1109 Datasheet
1Mb / 80P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com