数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS82C88 数据表(PDF) 4 Page - Intersil Corporation

部件名 CS82C88
功能描述  CMOS Bus Controller
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

CS82C88 数据表(HTML) 4 Page - Intersil Corporation

  CS82C88 Datasheet HTML 1Page - Intersil Corporation CS82C88 Datasheet HTML 2Page - Intersil Corporation CS82C88 Datasheet HTML 3Page - Intersil Corporation CS82C88 Datasheet HTML 4Page - Intersil Corporation CS82C88 Datasheet HTML 5Page - Intersil Corporation CS82C88 Datasheet HTML 6Page - Intersil Corporation CS82C88 Datasheet HTML 7Page - Intersil Corporation CS82C88 Datasheet HTML 8Page - Intersil Corporation CS82C88 Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
4-336
INTA (Interrupt Acknowledge) acts as an I/O read during an
interrupt cycle. Its purpose is to inform an interrupting device
that its interrupt is being acknowledged and that it should
place vectoring information onto the data bus.
The command outputs are:
MRDC - Memory Read Command
MWTC - Memory Write Command
IORC - I/O Read Command
IOWC - I/O Write Command
AMWC - Advanced Memory Write Command
AIOWC - Advanced I/O Write Command
INTA - Interrupt Acknowledge
Control Outputs
The control outputs of the 82C88 are Data Enable (DEN),
Data Transmit/Receive (DT/R) and Master Cascade Enable/
Peripheral Data Enable (MCE/PDEN). The DEN signal
determines when the external bus should be enabled onto
the local bus and the DT/R determines the direction of data
transfer. These two signals usually go to the chip select and
direction pins of a transceiver.
The MCE/PDEN pin changes function with the two modes of
the 82C88. When the 82C88 is in the IOB mode (IOB HIGH),
the PDEN signal serves as a dedicated data enable signal
for the I/O or Peripheral System bus.
Interrupt Acknowledge and MCE
The MCE signal is used during an interrupt acknowledge
cycle if the 82C88 is in the System Bus mode (IOB LOW).
During any interrupt sequence, there are two interrupt
acknowledge cycles that occur back to back. During the first
interrupt cycle no data or address transfers take place. Logic
should be provided to mask off MCE during this cycle. Just
before the second cycle begins the MCE signal gates a mas-
ter Priority Interrupt Controller’s (PIC) cascade address onto
the processor’s local bus where ALE (Address Latch Enable)
strobes it into the address latches. On the leading edge of
the second interrupt cycle, the addressed slave PIC gates an
interrupt vector onto the system data bus where it is read by
the processor.
If the system contains only one PIC, the MCE signal is not
used. In this case, the second Interrupt Acknowledge signal
gates the interrupt vector onto the processor bus.
Address Latch Enable and Halt
Address Latch Enable (ALE) occurs during each machine
cycle and serves to strobe the current address into the
82C82/82C83H address latches. ALE also serves to strobe
the status (S0, S1, S2) into a latch for halt state decoding.
Command Enable
The Command Enable (CEN) input acts as a command
qualifier for the 82C88. If the CEN pin is high, the 82C88
functions normally. If the CEN pin is pulled LOW, all com-
mand lines are held in their inactive state (not three-state).
This feature can be used to implement memory partitioning
and to eliminate address conflicts between system bus
devices and resident bus devices.
82C88


类似零件编号 - CS82C88

制造商部件名数据表功能描述
logo
Intersil Corporation
CS82C88 INTERSIL-CS82C88 Datasheet
252Kb / 11P
   CMOS Bus Controller
logo
Renesas Technology Corp
CS82C88 RENESAS-CS82C88 Datasheet
612Kb / 12P
   CMOS Bus Controller
More results

类似说明 - CS82C88

制造商部件名数据表功能描述
logo
Renesas Technology Corp
82C88 RENESAS-82C88 Datasheet
612Kb / 12P
   CMOS Bus Controller
logo
Intersil Corporation
82C88 INTERSIL-82C88_05 Datasheet
252Kb / 11P
   CMOS Bus Controller
logo
Mitel Networks Corporat...
MT8952B-1 MITEL-MT8952B-1 Datasheet
170Kb / 27P
   ISO-CMOS ST-BUS??FAMILY HDLC Protocol Controller
MT8952B MITEL-MT8952B Datasheet
397Kb / 22P
   ISO-CMOS ST-BUS??FAMILY HDLC Protocol Controller
MT9079 MITEL-MT9079 Datasheet
567Kb / 54P
   CMOS ST-BUS??FAMILY Advanced Controller for E1
logo
OKI electronic componet...
MSM82C88-2RS OKI-MSM82C88-2RS Datasheet
667Kb / 10P
   BUS CONTROLLER
logo
Advanced Micro Devices
AMD-766 AMD-AMD-766 Datasheet
568Kb / 96P
   Peripheral Bus Controller
logo
Texas Instruments
SN75C091A TI1-SN75C091A Datasheet
591Kb / 106P
[Old version datasheet]   SCSI Bus Controller
logo
NEC
UPD71088 NEC-UPD71088 Datasheet
281Kb / 7P
   System Bus Controller
logo
Intel Corporation
82344 INTEL-82344 Datasheet
911Kb / 13P
   ISA BUS CONTROLLER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com