数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD557 数据表(PDF) 4 Page - Analog Devices

部件名 AD557
功能描述  DACPORT LOW COST COMPLETE P COMPATIBLE 8 BIT DAC
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD557 数据表(HTML) 4 Page - Analog Devices

  AD557_15 Datasheet HTML 1Page - Analog Devices AD557_15 Datasheet HTML 2Page - Analog Devices AD557_15 Datasheet HTML 3Page - Analog Devices AD557_15 Datasheet HTML 4Page - Analog Devices AD557_15 Datasheet HTML 5Page - Analog Devices AD557_15 Datasheet HTML 6Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 4 / 6 page
background image
AD557
REV. B
–4–
Timing and Control
The AD557 has data input latches that simplify interface to 8-
and 16-bit data buses. These latches are controlled by Chip
Enable (
CE) and Chip Select (CS) inputs. CE and CS are inter-
nally “NORed” so that the latches transmit input data to the
DAC section when both
CE and CS are at Logic “0.” If the
application does not involve a data bus, a “00” condition allows
for direct operation of the DAC. When either
CE or CS go to
Logic “1,” the input data is latched into the registers and held
until both
CE and CS return to “0.” (Unused CE or CS inputs
should be tied to ground.) The truth table is given in Table I.
The logic function is also shown in Figure 6.
VOUT
7.5
5.0
2.5
00H
80H
FFH
AD557 INPUT CODE
Figure 6. AD557 Input Code vs. Level Shifted Output in a
“False” Ground Configuration
Table I. AD557 Control Logic Truth Table
Latch
Input Data
CE
CS
DAC Data
Condition
0
0
0
0
“Transparent”
1
0
0
1
“Transparent”
0
g
0
0
Latching
1
g
0
1
Latching
00
g
0
Latching
10
g
1
Latching
X
1
X
Previous Data
Latched
X
X
1
Previous Data
Latched
NOTES
X = Does not matter
g = Logic Threshold at Positive-Going Transition
In a level-triggered latch such as that used in the AD557, there
is an interaction between the data setup and hold times and
the width of the enable pulse. In an effort to reduce the time
required to test all possible combinations in production, the
AD557 is tested with tDS = tW = 225 ns at 25
°C and 300 ns at
TMIN and TMAX, with tDH = 10 ns at all temperatures. Failure to
comply with these specifications may result in data not being
latched properly.
Figure 7 shows the timing for the data and control signals,
CE
and
CS are identical in timing as well as in function.
DATA
INPUTS
CS OR CE
DAC
V OUTPUT
0.8V
0.8V
2.0V
2.0V
1/2 LSB
tW
tSETTLING
tDH
tW = STROBE PULSEWIDTH = 225ns min
tDH = DATA HOLD TIME = 10ns min
tDS = DATA SETUP TIME = 225ns min
tSETTLING = DAC SETTLING TIME TO
1/2 LSB
tDS
Figure 7. AD557 Timing
APPLICATIONS
Grounding and Bypassing
All precision converter products require careful application of
good grounding practices to maintain full rated performance.
Because the AD557 is intended for application in microcom-
puter systems where digital noise is prevalent, special care must
be taken to assure that its inherent precision is realized.
The AD557 has two ground (common) pins; this minimizes
ground drops and noise in the analog signal path. Figure 4
shows how the ground connections should be made.
It is often advisable to maintain separate analog and digital
grounds throughout a complete system, tying them common in
one place only. If the common tie-point is remote and acciden-
tal disconnection of that one common tie-point occurs due to
card removal with power on, a large differential voltage between
the two commons could develop. To protect devices that inter-
face to both digital and analog parts of the system, such as the
AD557, it is recommended that common ground tie-points
should be provided at each such device. If only one system
ground can be connected directly to the AD557, it is recom-
mended that analog common be selected.
16
15
14
13
OUTPUT
AMP
VOUT
VOUT SENSE A
VOUT SENSE B
GND
12
11
GND
+VCC
0.1 F
TO SYSTEM GND
TO SYSTEM GND
(SEE TEXT)
TO SYSTEM VCC
RL
Figure 4. Recommended Grounding and Bypassing
Using a “False” Ground
Many applications, such as disk drives, require servo control
voltages that swing on either side of a “false” ground. This
ground is usually created by dividing the 12 V supply equally
and calling the midpoint voltage “ground.”
Figure 5 shows an easy and inexpensive way to implement this.
The AD586 is used to provide a stable 5 V reference from the
system’s 12 V supply. The op amp shown likewise operates from
a single (12 V) supply available in the system. The resulting out-
put at the VOUT node is
±2.5 V around the “false” ground point
of 5 V. AD557 input code vs. VOUT is shown in Figure 6.
AD557
100k
100k
100k
200k
1/4 LM324
VOUT
AD586
VIN
2
12V
5V
“FALSE”
GROUND
6
4
Figure 5. Level Shifting the AD557 Output Around a
“False” Ground


类似零件编号 - AD557_15

制造商部件名数据表功能描述
logo
Analog Devices
AD5570 AD-AD5570 Datasheet
963Kb / 24P
   True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
REV. 0
AD5570 AD-AD5570 Datasheet
436Kb / 24P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 12-/16-Bit DAC
REV. A
AD5570ARS AD-AD5570ARS Datasheet
963Kb / 24P
   True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
REV. 0
AD5570ARS-REEL AD-AD5570ARS-REEL Datasheet
963Kb / 24P
   True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
REV. 0
AD5570ARS-REEL7 AD-AD5570ARS-REEL7 Datasheet
963Kb / 24P
   True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
REV. 0
More results

类似说明 - AD557_15

制造商部件名数据表功能描述
logo
Analog Devices
AD558 AD-AD558_15 Datasheet
839Kb / 8P
   DACPORT LOW COST COMPLETE P COMPATIBLE 8 BIT DAC
REV. A
AD558JNZ AD-AD558JNZ Datasheet
839Kb / 8P
   DACPORT LOW COST, COMPLETE P-COMPATIBLE 8-BIT DAC
REV. A
AD557JNZ AD-AD557JNZ Datasheet
560Kb / 6P
   DACPORT Low Cost, Complete 關P-Compatible 8-Bit DAC
REV. B
AD557 AD-AD557 Datasheet
238Kb / 4P
   DACPORT, Low-Cost Complete mP-Compatible 8-Bit DAC
REV. A
AD558 AD-AD558 Datasheet
334Kb / 8P
   DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC
REV. A
AD558KNZ AD-AD558KNZ Datasheet
839Kb / 8P
   DACPORT Low Cost, Complete UP-Compatible 8-Bit DAC
REV. A
AD558JPZ AD-AD558JPZ Datasheet
839Kb / 8P
   DACPORT Low Cost, Complete 쨉P-Compatible 8-Bit DAC
REV. A
AD558TD AD-AD558TD Datasheet
839Kb / 8P
   DACPORT Low Cost Complete UP-Compatible 8-Bit DAC
REV. A
AD557 AD-AD557_01 Datasheet
108Kb / 6P
   a DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC
REV. B
AD558 AD-AD558_17 Datasheet
1Mb / 10P
   DACPORT Low Cost Complete P0compatible 8-Bit DAC
More results


Html Pages

1 2 3 4 5 6


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com