 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TSB41BA3D 数据表(PDF) 9 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
TSB41BA3D 数据表(HTML) 9 Page - Texas Instruments |
|
|
9 / 60 page  TSB41BA3D www.ti.com ............................................................................................................................................... SLLS959A – DECEMBER 2008 – REVISED MARCH 2009 Table 1. Terminal Functions (continued) TERMINAL I/O DESCRIPTION PFP NAME TYPE NO. PLLGND Supply 25, 28 – PLL circuit ground terminals. These terminals must be tied together to the low-impedance circuit board ground plane. PLLVDD-CORE Supply 29, 30 – PLL core circuit power terminals. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1 µF and 0.001 µF. An additional 1-µF capacitor is required for voltage regulation. The PLLVDD-CORE terminals must be separate from the DVDD-CORE terminals. These supply terminals are separated from the DVDD-CORE, DVDD-3.3, PLLVDD-3.3, and AVDD-3.3 terminals internal to the device to provide noise isolation. PLLVDD-3.3 Supply 31 – PLL 3.3-V circuit power terminal. A combination of high-frequency decoupling capacitors near the terminal are suggested, such as paralleled 0.1 µF and 0.001 µF. Lower frequency 10-µF filtering capacitors are also recommended. This supply terminal is separated from the DVDD-CORE, DVDD-3.3, PLLVDD-CORE, and AVDD-3.3 terminals internal to the device to provide noise isolation. The DVDD-3.3 terminals must be tied together at a low-impedance point on the circuit board. The PLLVDD-3.3, AVDD-3.3, and DVDD-3.3 terminals must be tied together with a low dc impedance connection. RESET CMOS 75 I Logic reset input. Asserting this terminal low resets the internal logic. An internal pullup resistor to VDD is provided so only an external delay capacitor is required for proper power-up operation (see power-up reset in the Application Information section). The RESET terminal also incorporates an internal pulldown which is activated when the PD input is asserted high. This input is otherwise a standard logic input, and can also be driven by an open-drain-type driver. R0 Bias 23 – Current setting resistor terminals. These terminals are connected to a precision external R1 22 resistance to set the internal operating currents and cable driver output currents. A resistance of 6.34 k Ω ±1% is required to meet the IEEE Std 1394-1995 output voltage limits. SE CMOS 35 I Test control input. This input is used in the manufacturing test of the TSB41BA3D. For normal use, this terminal must be pulled low either through a 1-k Ω resistor to GND or directly to GND. SLPEN CMOS 79 I Automotive sleep mode enable input. This terminal enables the automotive sleep mode. When deasserted (logic-low), normal 1394.b functionality is maintained. SM CMOS 36 I Test control input. This input is used in the manufacturing test of the TSB41BA3D. For normal use this terminal must be pulled low either through a 1-k Ω resistor to GND or directly to GND. S2_PC0 CMOS 66 I Port sleep/mode selection terminals 2-0 and power-class programming. On hardware reset, S1_PC1 67 this terminal when used with the other five selection terminals allows the user to select the S0_PC2 68 speed and mode of the ports. See Table 2. Depending on the selection, these inputs can set the default value of the power class indicated during self-ID. Programming is done by tying the terminals high through a 1-k Ω or smaller resistor or by tying directly to ground through a 1-k Ω or smaller resistor. Bus holders are built into these terminals. S3 CMOS 33 I Port sleep/mode selection terminal 3. On hardware reset, this terminal when used with the other five selection terminals allows the user to select the speed and mode of the ports. See Table 2. Programming is done by tying the terminals high through a 1-k Ω or smaller resistor or by tying directly to ground through a 1-k Ω or smaller resistor. A bus holder is built into this terminal. S4 CMOS 32 I Port sleep/mode selection terminal 4. On hardware reset, this terminal when used with the other five selection terminals allows the user to select the speed and mode of the ports. See Table 2. Programming is done by tying the terminals high through a 1-k Ω or smaller resistor or by tying directly to ground through a 1-k Ω or smaller resistor. A bus holder is built into this terminal. Copyright © 2008–2009, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Link(s): TSB41BA3D |
类似零件编号 - TSB41BA3D |
|
类似说明 - TSB41BA3D |
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
