 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
CS4811GTR-01 数据表(PDF) 7 Page - Cirrus Logic |
|
||||||||||||||||||||||||||||||
CS4811GTR-01 数据表(HTML) 7 Page - Cirrus Logic |
|
|
7 / 24 page  CS4811 DS486PP2 7 SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MASTER (TA = 25° C, VA, VD = 5 V; Inputs: logic 0 = DGND, logic 1 = VD, CL = 30 pF) Notes: 10. Measured with a 2.2 k Ω pullup resistor to VD. Parameter Symbol Min Typ Max Units SPI Master (Self-Boot) Mode (SPI/I2C = 0, SCPM/S = 1) CCLK Clock Frequency fsck -Fs - kHz CCLK Low Time tscl -1/(2*Fs)- ns CCLK High Time tsch -1/(2*Fs)- ns CCLK Rise Time (Note 10) tr2 -12 - ns CCLK Fall Time (Note 10) tf2 -12 - ns RST rising to CS falling tsrs -42 - µs CS High Time Between Transmissions tcsh 37 - - µs CS Falling to CCLK Edge tcss 5- - µs CS Falling to CDOUT valid tdv - - 50 ns CCLK Falling to CDOUT valid tpd -- 100 ns CDIN to CCLK Rising Setup Time tdsu 80 - - ns CCLK Rising to DATA Hold Time tdh 80 - - ns CCLK Falling to CS rising tclcs 40 - - ns t r2 t f2 t dsu t dh t sch t scl CS CCLK CDIN t css t csh t clcs t srs RST t pd CDOUT t dv Figure 1. SPI Control Port Timing |
类似零件编号 - CS4811GTR-01 |
|
类似说明 - CS4811GTR-01 |
|
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
